



B Cin S

Cout

Electronics & Communication Engineering

DIGITAL CIRCUITS

Text Book: Theory with worked out Examples and Practice Questions Chapter

Number Systems (Solutions for Text Book Practice Questions)

01.	Ans: (d)	03. Ans: (c)
Sol:	$135_{x} + 144_{x} = 323_{x}$ $(1 \times x^{2} + 3 \times x^{1} + 5 \times x^{0}) + (1 \times x^{2} + 4 \times x^{1} + 4 \times x^{0})$ $= 3x^{2} + 2x^{1} + 3x^{0}$ $\Rightarrow x^{2} + 3x + 5 + x^{2} + 4x + 4 = 3x^{2} + 2x + 3$ $x^{2} - 5x - 6 = 0$	Sol: In 2's complement representation the sign bit can be extended towards left any number of times without changing the value. In given number the sign bit is ' X_3 ', hence is can be extended left any number of times.
	(x-6)(x+1) = 0 (Base cannot be negative)	04. Ans: (c)
	Hence $x = 6$.	Sol: Binary representation of $+(539)_{10}$:
	(OR)	$NG_{2} \frac{539}{2(0-1)}$
	As per the given number x must be greater than 5. Let consider $x = 6$	$2 \underline{269 - 1} \\ 2 \underline{134 - 1} \\ 2 \underline{67 - 0}$
	$(135)_6 = (59)_{10}$	233 - 1 216 - 1
	$(144)_6 = (64)_{10}$	$2\overline{8}$ -0
	$(323)_6 = (123)_{10}$	$2 \begin{vmatrix} 4 & -0 \\ 2 & -0 \end{vmatrix}$
	$(59)_{10} + (64)_{10} = (123)_{10}$	1 -0
	So that $x = 6$	$(+539)_{10} = (10000 \ 11 \ 0 \ 11)_2 = (00100 \ 0011011)_2$
		2's complement \rightarrow 110111100101
02.	Ans: (a)	Hexadecimal equivalent \rightarrow (DE5) _H
Sol:	8-bit representation of Since	1995
	$+127_{10} = 01111111_{(2)}$	05. Ans: 5
	1's complement representation of	Sol: Symbols used in this equation are 0,1,2,3
	- 127 = 10000000.	Hence base or radix can be 4 or higher
	2's complement representation of	$(312)_{\rm x} = (20)_{\rm x} (13.1)_{\rm x}$
	-127 = 10000001	$3x^{2} + 1x + 2x^{3} = (2x+0)(x+3x^{3}+x^{2})$
	No. of 1's in 2's complement of	$3x^{2}+x+2 = (2x)\left(x+3+\frac{1}{x}\right)$
	-127 = m = 2	$3x^2 + x + 2 = 2x^2 + 6x + 2$
	No. of 1's in 1's complement of	$x^2 - 5x = 0$
	127 - n - 1	$\mathbf{x}(\mathbf{x}-5)=0$
		x = 0(or) x = 5
	$\therefore m: n = 2:1$	x must be x > 3, So x = 5
D	India's Best Online Coaching Platform for Enjoy a smooth online les	or GATE, ESE, PSUs, SSC-JE, RRB-JE, SSC, Banks, Groups & PSC Exams arning experience in various languages at your convenience

Sol:	Binary r	epresentation	of +(539) ₁₀ :

```
(13.1)_{\rm x}
2x^0 = (2x+0)(x+3x^0+x^{-1})
(2x) \left(x+3+\frac{1}{x}\right)
=2x^{2}+6x+2
= 5
>3, So x = 5
```

	ACE Engineering Publications	3				Postal Coaching Solutions
06.	Ans: 3		08.	A	ns	: (a, b & c)
Sol:	$123_5 = x8_y$		Sola	: (a	ı)	When we have 10 base then we have
	$1 \times 5^{2} + 2 \times 5^{1} + 3 \times 5^{0} = x.y^{1} + 8 \times y^{0}$					(0 - 9) number.
	25 + 10 + 3 = xy + 8					when we have 16 base then we have
	$\therefore xy = 30$					(0 - 15) number.
	Possible solutions:					when we have 8 base then we have
	i. $x = 1, y = 30$					(0 - 7) number.
	ii. $x = 2, y = 15$					So, this is correct statement as the
	iii. $x = 3, y = 10$					longest digit decimal value is $(k - 1)$ in
	:. 3 possible solutions exists.					base k system
				(ł)) '	This is also true because as an example
07.	Ans: 1					$10 \rightarrow We$ borrow k as an significant digit
Sol:	The range (or) distinct values				((86)10
	For 2's complement $\Rightarrow -(2^{n-1})$ to $+(2^{n-1}-1)$				_ ((79) ₁₀
	For sign magnitude					(06) ₁₀
	$\Rightarrow (2^{n-1} 1) t_2 + (2^{n-1} 1)$, U		(0	:) [This statement is also true and have easy
	$\rightarrow -(2 - 1) $ w $+(2 - 1)$	1				conversion as well as it has highest
	Let $n = 2 \implies in 2$'s complement				1	number of bits.
	$-(2^{2-1})$ to $+(2^{2-1}-1)$			(c	1)	Direct conversion is possible between
	-2 to $+1 \Rightarrow -2$, -1 , 0 , $+1 \Rightarrow X = 4$				1	binary & octal number system
	$n = 2$ in sign magnitude $\rightarrow -1$ to $+1 \rightarrow V = 3$	2				ex: 100111
	X - Y = 1	,				$(47)_8$

Chapter 2 Logic Gates & Boolean Algebra









K - Maps











01. Ans: (d) **Sol:** Let the output of first MUX is " F_1 " $F_1 = AI_0 + AI_1$ Where A is selection line, I_0 , $I_1 = MUX$ Inputs $F_1 = \overline{S}_1 \cdot W + S_1 \cdot \overline{W} = S_1 \oplus W$ Output of second MUX is $F = \overline{A}.I_0 + A.I_1$ $\mathbf{F} = \overline{\mathbf{S}}_2.\mathbf{F}_1 + \mathbf{S}_2.\overline{\mathbf{F}}_1$ $F = S_2 \oplus F_1$ But $F_1 = S_1 \oplus W$ $\mathbf{F} = \mathbf{S}_2 \oplus \mathbf{S}_1 \oplus \mathbf{W}$ i.e., $F = W \oplus S_1 \oplus S_2$ 02. Ans: 50 Since 1995 Sol: Y₃ X₃ $Y_2 X_2$ $Y_0 X_0$ \mathbb{Z}_4 FA₃ FA_2 FA₁ FA₀ Z_0 S_3 S_2^{\dagger} S_0 S_1

Initially all the output values are '0', at t = 0, the inputs to the 4-bit adder are changed to $X_3X_2X_1X_0 = 1100$, $Y_3Y_2Y_1Y_0 = 0100$

---- indicates critical path delay to get the output



i.e. critical time (or) maximum time is taken for Z₄ to get final output as '1'



ACEE neering Publications	10	Digital Circuits

03. Ans: (a)

Sol: The given circuit is binary parallel adder/subtractor circuit. It performs A+B, A–B but not A + 1 operations.

K	C ₀	Operation
0	0	A+B (addition)
0	1	A+B+1(addition with carry)
1	0	$A+\overline{B}$ (1's complement addition)
1	1	$A + \overline{B} + 1$ (2's complement subtraction)

04. Ans: (d)

Sol: It is expansion of 2:4 decoders to 1:8 demultiplexer A_1 , A_0 must be connected to S_1 , S_0 i.e.., $R = S_0$, $S = S_1$ Q must be connected to S_2 i.e., $Q = S_2$

P is serial input must be connected to D_{in}

05. Ans: 6

Sol: $T = 0 \rightarrow NOR \rightarrow MUX 1 \rightarrow MUX 2$ 1.5ns 2ns 1.5ns Delay = 2ns + 1.5ns + 1.5ns = 5ns $T = 1 \rightarrow NOT \rightarrow MUX 1 \rightarrow NOR \rightarrow MUX 2$ 1.5ns 1ns 2ns 1.5ns Delay = 1ns + 1.5ns + 2ns + 1.5ns = 6nsof the Hence, the maximum delay circuit is 6ns.

06. Ans: -1

- **Sol:** When all bits in 'B' register is '1', then only it gives highest delay.
 - \therefore '-1' in 8 bit notation of 2's complement is 1111 1111.

07. Ans: (b & c)

Sol: (a) It is incorrect because for getting \overline{B} is $(\overline{A+B}) = \overline{A}\overline{B}$

we need one more
$$2 \times 1$$
 MUX

(b) It is correct

$$B \xrightarrow{I_0} Y = A + \overline{A}B$$
$$= A + B$$

(c) It is correct we need minimum
 2 number of 2×1 muxes for implementing 2 input exnor gate



 2×1 MUX required = 2

(d) It is incorrect because one 16×1 MUX is sufficient for all 4 variable function.





Sequential Circuits



Sol: In the given first loop of states, zero has repeated 3 times. So, minimum 4 number of Flip-flops are needed.

03. Ans: 7

Sol: The counter is cleared when $Q_D Q_C Q_B Q_A = 0110$

Clk	QD	Qc	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	$\overline{0}$	$\overline{0}$	$\overline{0}$	$\overline{0}$

Decoder inputs

h

Outputs of counter is connected to inputs of

Decoder outputs

 $d_2 \quad d_1 \quad d_0$

da

 Q_0

The overall circuit acts as 4-bit ring counter n = 2

 \therefore k = 2² = 4, k-bit ring counter



 Regular Live Doubt clearing Sessions
 Free Online Test Series | ASK an expert

 Affordable Fee
 Available 1M |3M |6M |12M |18M and 24 Months Subscription Packages

decoder

 Q_1

Counter outputs

 Q_0

	ACE Engineering Publication	ns				1	2						Digital Ci	rcuit	S
06. Sol:	Ans: (b))7. Sol:	Ans	: (b))				
~ • • • •	CLK	Seri B⊕	ial in= $C \oplus D$		ABCD			501.	J	K	Q	\overline{Q}_n	$T = (J + Q_n)$)	Q _{n+1}
	0		1 —		1 0 1 0								$\left(\mathbf{K}+\overline{\mathbf{Q}}_{n}\right)$		
	2		${\stackrel{1}{0}}$ -		$ \begin{array}{c} 1 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \end{array} $				0	0	0	1	0.1 = 0 1 0 = 0		${}^{0}_{1}$
	3		0 - 0 - 0 - 0	→ →	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				0	1	0	1	1.0 = 0 0.1 = 0		$\frac{1}{0}$
	5		1 —		1 0 0 0				0	1	1	0	1.1 = 1 1.1 = 1		$0 \int 0$
	6 7		0 - 1 - 1	→ →	$\begin{array}{c} 0 \ 1 \ 0 \ 0 \\ 1 \ 0 \ 1 \ 0 \\ \end{array}$	-			1	0	1	0	1.1 = 1 1.0 = 0		${1 \atop 1} {1 \atop 1}$
	,		-						1	1	0	1	1.1 = 1 1.1 = 1		$\begin{bmatrix} 1\\ 0 \end{bmatrix}_{\overline{0}}$
	: After	7 cl	ock pu	llses	content of s	hift		No			1		1.1 1		U Q _n
	register be	ecom	e 1010	agan	n NCIN				J	$\frac{Q_n}{Q_n}$	0	01		10	
				1	4				0						
					र					1					1
									[- ¹
									T =	$J \overline{Q}_1$	+	$\langle Q_n =$	$(J+Q_n)(K +$	$\overline{\mathbf{Q}_{n}}$)	
08.	Ans: 1.5						l								
Sol:		Clk	Q ₁	Q ₂	Q ₃ Q ₄	Q5	Y=	= Q ₃ -	+ Q5	1					
		0	0_	1	0 1	0	0	$\overline{\langle}$							
		1	0	0_	1 0	1	1	00							
		2	1	_ 0_ ▲ _		0 0	0	77 :	C						
		3 Д		$\left(\begin{array}{c} 1 \\ 0 \end{array} \right)$		0	1								
		5	$\begin{vmatrix} 1\\0 \end{vmatrix}$	▲ ₁	$\rightarrow 0$ 1 $\rightarrow 1$	0	0				7				
	The wave	form	at OR ;	gate	output, Y is [A	=+5	5V]								
			A	- 7 [
		0 4	T 2	2T 31	r 4T 5T				,	•					
	Average p	owei	T ₁ =	= 5T	·										
	$P = \frac{V_{Ao}^2}{R}$	$=\frac{1}{R}$	$\begin{bmatrix} Lt \\ T_1 \to \infty \end{bmatrix} = \frac{1}{T}$	$\frac{1}{T_1}\int_0^{T_1}$	$y^{2}(t) dt = \frac{1}{RT}$	$-\left[\int_{T}^{2T}\right]$	A ²	dt+.	$\int_{3T}^{5T} \mathbf{A}$	2 dt					
	$=\frac{A^2}{RT_1}$	-[(2T	- T) +	(5T -	$-3T)] = \frac{A^2 \cdot 3T}{R(5T)}$	$\frac{1}{10} = \frac{5}{10}$	$3^2.3$	-=1.	5mV	N					
D	ace		India's B	est Or	iline Coaching Plat	form fo	or GA	ATE, ES	SE, PS	Us, SS	C-JE, I	RRB-JE,	SSC, Banks, Gro	ıps & F	PSC Exams
-		3			Enjoy a smooth or	iine lea	arni	ng exp	erien	ce in v	ariou	s langu	ages at your conv	enienc	e

09. Ans: (b)

Sol:

Present	Next	State	Outp	ut (Y)
State	X = 0	X = 1	$\mathbf{X} = 0$	X = 1
А	Α	Е	0	0
В	С	Α	1	0
С	В	Α	1	0
D	Α	В	0	1
Е	Α	С	0	1

Step (1):

By replacing state B as state C then state

B, C are equal.

Reducing state table					
Present state	ent state Next state				
	X = 0	X = 1			
А	А	Е			
В	В	Α			
В	В	А			
D	А	В			
Е	А	В			

Step (2):

Reducing state table				
Present state	Next st	tate		
	X = 0	X = 1		
А	А	Е		
В	В	А		
D	А	В		
E	А	В		

State D, E are equal, remove state E and replace E with D in next state.

Regular Live Doubt clearing Sessions | Free Online Test Series | ASK an expert

Reducing state table						
Present state	esent state Next state					
	X = 0 X = 1					
Α	А	D				
В	В	А				
D	A B					
D	А	В				

Finally reduced state table is

Reduced state table					
Present state	Next st	tate			
	X = 0	X = 1			
А	А	D			
В	В	А			
D	А	В			

3 states are present in the reduced state table

10. Ans: (c)

Sol: State table for the given state diagram

State	Input	Output
S ₀	0	1
S ₀	1	0
S ₁	0	1
S ₁	1	0

Output is 1's complement of input.

11. Ans: (c)

Sol: In state (C), when XYZ = 111, then Ambiguity occurs Because, from state (C) \Rightarrow When X = 1, Z = 1 \Rightarrow N.S is (A)

When Y = 1, $Z = 1 \Rightarrow N.S$ is (B)

Affordable Fee | Available 1M |3M |6M |12M |18M and 24 Months Subscription Packages

Engineering Publications	14	Digital Circuits
 12. Ans: (b & d) Sol: (a) It is incorrect statement ripple counter is slower than synchronous counter is apply with 1 clock. (b) It is correct statement because mode counters means it counts the number of clock pulses arriving at its clock input which is basically we do in electronic time clocks. 	s s f c	(c) It is incorrect, because with the help of positive edge triggered JK-flip-flop we design binary down counter.(d) It is correct statement because D-flipflop is easy to design and easy to get the next possible state output.





India's Best Online Coaching Platform for GATE, ESE, PSUs, SSC-JE, RRB-JE, SSC, Banks, Groups & PSC Exams Enjoy a smooth online learning experience in various languages at your convenience



Logic Gate Families

01. Ans: (b)

Sol: V_{OH}(min):-

(High level output voltage)

The minimum voltage level at a Logic circuit output in the logic '1' state under defined load conditions.

Vol(max):-

(Low level output voltage)

The maximum voltage level at a logic circuit output in the Logical '0' state under defined load conditions.

V_{IL}(max):- (Low level input voltage)

The maximum voltage level required for a logic '0' at an input. Any voltage above this level will not be accepted as a Low by the logic circuit.

V_{IH}(min) :- (High level Input voltage)

The minimum voltage level required for logic '1' at an input. Any voltage below this level will not be accepted as a HIGH by the Logic circuit.



Fig: currents and voltages in the two logic states.

ace online

02. Ans: (b)

- Sol: Fan out is minimum in DTL
 - (High Fan-out = CMOS)

Power consumption is minimum in CMOS. Propagation delay is minimum in ECL (fastest = ECL)

03. Ans: (b)

Sol: When $V_i = 2.5V$,

 Q_1 is in reverse active region Q_2 is in saturation region Q_3 is in saturation region Q_4 is in cut-off region

04. Ans: (d)

Sol: The given circuit can be redrawn as below:



05. Ans: (b)

Sol: As per the description of the question, when the transistor Q_1 and diode both are OFF then only output z = 1.

Χ	Y	Ζ	Remarks
0	0	0	Q_1 is OFF, Diode is ON
0	1	1	Q ₁ is OFF, Diode is OFF
1	0	0	Q_1 is ON, Diode is OFF
1	1	0	Q ₁ is ON, Diode is OFF



Regular Live Doubt clearing Sessions Free Online Test Series ASK an expert
Affordable Fee Available 1M 3M 6M 12M 18M and 24 Months Subscription Packages

	ACE Engineering Publications	16	Digital Circuits
06. A Sol: (Ans: (a, b & c) (a) Correct statement, power consumes in CMOS is order of μW which is less that that of MOS logic gate. (b) Correct statement ⇒ figure of merit = speed × power 	n n =	 (c) It is also correct statement CMOS is made up of both P-channel & N-channel FET both have equal number. (d) CMOS logic gate provide highest noise margin so this statement is incorrect.





India's Best Online Coaching Platform for GATE, ESE, PSUs, SSC-JE, RRB-JE, SSC, Banks, Groups & PSC Exams Enjoy a smooth online learning experience in various languages at your convenience Chapter

Semiconductor Memories

01. Ans: (b)

Sol: Square of a 4 - bit number can be at most 8 - bit number. $\{ i.e (1111)_2 = (15)_{10} \}$

 $[(15)_{10}]^2 = (225)_{10}\}.$

Therefore ROM requires 8 data lines.

Data is with size of 4 bits

ROM must require 4 address lines and 8 data lines

 $ROM = 2^n \times m$

n = inputs (address lines), m = output lines n = 4, m = 8.

02. Ans: (a)

Sol: ROM is used to design a combinational circuit. The number of address lines of the ROM is equal to the number of input variables in the truth table.

ROM is represented as $2^n \times m$ where 2^n inputs and m output lines.

[Where n = address bits]

03. Ans: (b)

Sol:

8	4	2	1	2	4	2	1	2421
	i/p) S			o/]	p s		Outputs
X3	X_2	X_1	X_0	Y ₃	Y ₂	Y ₁	Y_0	
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	0	2
0	0	1	1	0	0	1	1	3
0	1	0	0	0	1	0	0	4
0	1	0	1	1	0	1	1	5
0	1	1	0	1	1	0	0	6
0	1	1	1	1	1	0	1	7
1	0	0	0	1	1	1	0	8
1	0	0	1	1	1	1	1	9
1	0	1	0	×	×	×	×	-
1	0	1	1	×	×	×	×	
1	1	0	0	×	×	×	×	
1	1	0	1	×	×	×	×	
1	1	1	0	×	×	×	×	
1	1	1	1	×	×	×	×	

The outputs are in 2 4 2 1 BCD number







At the rising edge of the First clock pulse the content of location $(0110)_2 = 6 \Rightarrow 1010$ appears on the data bus, at the rising of the second clock pulse the content of location $(1010)_2 = 10_2 \Rightarrow 1000$ appears on the data bus.

05. Ans: (b)

Sol: 1-bit SRAM memory cell is



In 2 Inverters, output of the 1^{st} Inverter is connected to Gate Input of 2^{nd} Inverter and vice versa.

A ace online

		18	Digital Circuits
06.	Ans: (b & c)		
Sol:	(a) It is incorrect because ultraviolet ray, are using to erase the data.	S	
	(b) It is correct, pendrive memory is example of flash memory.	S	
	(c) It is also correct, in flash it is possible to erase information either in Byte level o Block level.	r	
	(d) It is incorrect generally word size of a memory chip is 32-bit.	a	





India's Best Online Coaching Platform for GATE, ESE, PSUs, SSC-JE, RRB-JE, SSC, Banks, Groups & PSC Exams Enjoy a smooth online learning experience in various languages at your convenience A/D & D/A Converters

01. Ans: (b)

Chapter

Sol:

CLK	Co	oun	ter	D	eco	der	•	V ₀
	Q ₂	Q	1 Q 0	D	3 D	$_2 \mathbf{D}$	\mathbf{D}_{1}	
1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	1	1
3	0	1	0	0	0	1	0	2
4	0	1	1	0	0	1	1	3
5	1	0	0	1	0	0	0	8
6	1	0	1	1	0	0	1	0
7	1	1	0	1	0	1	0	9
8	1	1	1	1	0	1	1	11



$$I = \frac{V_R}{R} = \frac{10V}{10k} = 1mA.$$

Current division at $\frac{I}{16}$ = $\frac{1 \times 10^{-3}}{16}$ = 62.5 μ A

03. Ans: (c)

Sol: Net current at inverting terminal,

 $I_i = \frac{I}{4} + \frac{I}{16} = \frac{5I}{16}$

$$V_0 = -I_i R = -\frac{5I}{16} \times 10k \Omega$$
$$= \frac{-5 \times 1 \times 10^{-3} \times 10 \times 10^3}{16} = -3.125V$$

04. Ans: (d)

Sol: Given that
$$V_{DAC} = \sum_{n=0}^{3} 2^{n-1} b_n$$
 Volts
 $V_{DAC} = 2^{-1} b_0 + 2^0 b_1 + 2^1 b_2 + 2^2 b_3$

 $\Rightarrow V_{DAC} = 0.5b_0 + b_1 + 2b_2 + 4b_3$

Initially counter is in 0000 state

Up	V _{DAC} (V)	o/p of
counter o/p		comparator
b ₃ b ₂ b ₁ b ₀		
0 0 0 0	0	1
0 0 0 1	0.5	1
0 0 1 0	1	1
0 0 1 1	1.5	1
0 1 0 0	2	1
0 1 0 1	2.5	1
0 1 1 0	3	1
0 1 1 1	3.5	1
$1 \ 0 \ 0 \ 0$	4	1
1 0 0 1	4.5	1
$1 \ 0 \ 1 \ 0$	5	1
1 0 1 1	5.5	1
1 1 0 0	6	1
1 1 0 1	6.5	0

When $V_{DAC} = 6.5$ V, the o/p of comparator is '0'. At this instant, the clock pulses to the counter are stopped and the counter remains in 1101 state.

 \therefore The stable reading of the LED display is 13.

;	Regular Live Doubt clearing Sessions Free Online Test Series ASK an expert
∩e	Affordable Fee Available 1M 3M 6M 12M 18M and 24 Months Subscription Packages

	ACE Engineering Publications	20		Digital Circuits
05. Sol:	Ans: (b) The magnitude of error between V_{DAC} & V_i at steady state is $ V_{DAC} - V_{in} = 6.5 - 6.2 $	n	08. Sol:	 Ans: (b & d) (a) It is incorrect, minimum number of comparator required in 'n' bit flash ADC is 2ⁿ - 1.
06. Sol:	$= 0.3 V$ Ans: (a) In Dual slope ADC $\Rightarrow V_{in}T_1 = V_R \cdot T_2$			 (b) It is correct (no register/counter required in flash ADC, only comparator required). (c) It is incorrect, Conversion time of SAR = n T_{clk}
07. Sol:	$\Rightarrow V_{in} = \frac{V_R T_2}{T_1}$ $= \frac{100 \text{ mV} \times 370.2 \text{ ms}}{300 \text{ ms}}$ DVM indicates = 123.4 Ans: (d) Ex: $f_{in} = 1 \text{ kHz} \rightarrow f_s = 2 \text{ kHz}$ $f_{in} = 25 \text{ kHz} \leftarrow f_s = 50 \text{ kHz}$ 1. Max conversion time = $2^{N+1}T = 2^{11}.1 \text{ µs}$ $= 2048 \text{ µs}$ 2. Sampling period = $T_s \ge \text{maximum}$ conversion time $T_s \ge 2048 \text{ µs}$ 3. Sampling rate $f_s = \frac{1}{T_s} \le \frac{1}{2048 \times 10^{-6}}$ $f_s \le 488 \text{ f}_s \le 500 \text{ Hz}$ 4. $f_s = \frac{f_s}{T_s} - 250 \text{ Hz}$	s n Ce 1	V G	Conversion time of Dual Slope ADC $= (2^{n+1}) T_{clk}$ SAR faster than Dual slope ADC. (d) It is correct, because it compares DAC output with analog voltage & does the same till both are equal in magnitude. At this moment counter will stop. Maximum conversion time is equal to $(2^{n-1}) T_{clk}$ of n-bit ADC. The conversion time depends on analog input voltage as well as on size of ADC.



	Regular Live Doubt clearing Sessions Free Online Test Series ASK an expert
Soline	Affordable Fee Available 1M 3M 6M 12M 18M and 24 Months Subscription Packages



CPU Design

- 01. Ans: (d)
- 02. Ans: (a, b, c, d)

03. Ans: (d)

Sol: To execute interrupt cycle, the present content of PC will be pushed to stack with the help of MBR and MAR before placing ISR address in PC. (Always only MAR and MBR are used to address in Basic computer).

04. Ans: (a)

Sol: Total Size of micro-instructions = 26 bits Size of micro-operation = 13 bits Total inputs for the multiplexer (Status bits) inputs = 8 So the multiplexer selection lines field(Y) = 3 bits ($2^3 = 8$) The number of bits in the next address field size(X) = 13 - 3 = 10 bits Size of control memory = $2^{10} = 1024$ 05. Ans: (d) Sol: $S_8 = I_1T_4 + I_2T_4 + I_3T_4 + I_4T_4$ $= I \times T_4 = T_4$ $\because I = (I_1 + I_2 + I_3 + I_4)$ $S_7 = (I_1T_3 + I_2T_3 + I_3T_3 + I_4T_3)$ $+ (I_3T_1 + I_3T_2 + I_3T_3 + I_3T_4) + (T_4I_3 + T_4I_4)$ $\because S_7 = T_3 + I_3 + T_4 \times I_4$

06. Ans: (b)

Sol: Fastest Control unit is hard-wired control unit and vertical micro-programming control unit is slowest.

07. Ans: (d)

08. Ans: (d)
Sol: All the given characteristics are belonging to RISC processor.





Instruction Set & Addressing Modes

01. Ans: (a)

- Sol: 1. Direct
 - y = z[I]2. Immediate $\mathbf{x} = 5$ $\mathbf{x} = \mathbf{z} + \mathbf{m}$
 - 3. Index 4. Auto
 - k = c + +

02. Ans: (c)

Sol: Register indirect addressing lets you generate lots of different addresses when a program is executed. Address register indirect addressing is so called because it uses an address register to point at the location of the operand in memory; that is, the address of an operand is obtained indirectly via an address register. Instead of telling the computer where the operand is, you tell it where the address of the operand can be found.

03. Ans: (c)

Sol: Relative Addressing Relative mode: Addressing mode is used in intra segment branching.

Effective Address = Program Counter + Displacement

Relative Base Addressing Mode: Effective Address = PC + BR + displacement. Where PC stands for program counter and BR stands for base register.

"The code is dependent means the option is direct addressing mode".

04. Ans: (b)

Sol: Base register addressing mode is used to relocate the program from one segment to other segment.



Chapter Pipeline Organization

Since 1995

01. Ans: (a)

02. Ans: (b)

Sol: First task will be completed after n clocks (because there are n segments) and the remaining m-1 tasks are shipped out at the rate of one task per pipeline clock.

Therefore, n + (n-1) clock periods are required to complete m tasks using an n-segment pipeline. If all m tasks are executed without any overlap, mn clock periods are needed because each task has to pass through all n segments. Thus speed gained by an n segment pipeline can be shown as follows:

Speed up P(n) =

number of clocks required when there is no overlap

number of clocks required when tasks are overlapped in time

 $=\frac{mn}{n+m-1}$

03. Ans: (c)

Sol: Max. stage delay = 160 µs Buffer delay = 5 µs Pipeline clock = 165 µs $T_{1000} = (K + n - 1) T_p clock$ $= (4+999) * 165 = \left(\frac{165495}{1000}\right) µs$ = 165.5 µs

04. Ans: (b) Sol: For D_1 processor, maximum $T_{seg} = 4$ ns, n = 100, k = 5Time = 104 × 4 ns = 416 ns For D_2 processor, $n = 100, k = 8, T_{seg} = 2$ ns Time = 107 × 2 ns = 214 ns Hence, 202 ns time will be saved

