



Head Office : Sree Sindhi Guru Sangat Sabha Association, # 4-1-1236/1/A, King Koti, Abids, Hyderabad - 500001.

Ph: 040-23234418, 040-2324419, 040-2324420, 040-24750437

Hyderabad | Kukatpally | Kothapet | Delhi | Bhopal | Patna | Pune | Bhubaneswar | Lucknow | Bengaluru | Chennai | Vijayawada | Vizag | Tirupati | Kolkata | Ahmedabad

#### ESE- 2020 (Prelims) - Offline Test Series

#### Test-13

#### ELECTRONICS & TELECOMMUNICATION ENGINEERING

#### SUBJECT: CONTROL SYSTEMS, ANALOG ELECTRONICS & DIGITAL ELECTRONICS AND MICRO-PROCESSORS

#### 01. Ans: (d)

Sol: 
$$\frac{C}{R} = \frac{G_1G_2 + G_1G_3}{1 - (-H_1G_1 - H_2G_2 + G_1G_3H_1H_2)}$$
$$\frac{C}{R} = \frac{G_1G_2 + G_1G_3}{1 + H_1G_1 + H_2G_2 - G_1G_3H_1H_2}$$

#### 02. Ans: (a)

- **Sol:** The main objective of drawing the root locus plots are
  - To find out closed loop stability of system
  - To find the range of K to make the system stable
  - To find out relative stability of system
  - To obtain a clear picture of the closed loop poles of the system
  - To obtain a clear picture of the transient response of the system for varying gain K.
  - To find out K-value for undamped, under damped, critical damped, over damped systems.



#### 04. Ans: (b)

Sol: PD controller is very sensitive to noise.

#### 05. Ans: (b)

**Sol:** Since the value of resistance is independent of the frequency, the system is stable for all frequencies.

#### **06.** Ans: (a)

Sol: Angle condition

$$\angle G(s)H(s)|_{s_1 = \frac{1}{2} + j\frac{\sqrt{3}}{2}} = \frac{\angle K}{\angle \left(-\frac{1}{2} + \frac{j\sqrt{3}}{2} + 1\right)^3}$$
$$= \frac{\angle K}{\angle \left(\frac{1}{2} + \frac{j(\sqrt{3})}{2}\right)^3}$$
$$= -3 \tan^{-1} (\sqrt{3}) = -180^\circ$$

 $\rightarrow$  satisfies angle condition

 $\rightarrow$  s<sub>1</sub> is on root locus

$$\left. \angle G(s)H(s) \right|_{s_2 = \left(-\frac{1}{2} + j\frac{1}{2}\right)} = \frac{\angle K}{\angle \left(-\frac{1}{2} + j\frac{1}{2} + 1\right)^3}$$
$$= \frac{\angle K}{\angle \left(\frac{1}{2} + j\frac{1}{2}\right)^3}$$
$$= -3 \tan^{-1}(1) = -135^\circ$$
$$\rightarrow \text{Not satisfies angle condition}$$
$$\Rightarrow s_2 \text{ is not on Root Locus}$$



07. Ans: (a)

Sol: 
$$\xrightarrow{CE} 1 + G(s)H(s) = 0$$
  
 $\xrightarrow{CE} s^3 + 6s^2 + Ks^2 + 11s + 6 + K = 0$   
 $\xrightarrow{CE} (s^3 + 6s^2 + 11s + 6) + K(s^2 + 1) = 0$   
 $G(s) H(s) = \frac{K(s^2 + 1)}{s^3 + 6s^2 + 11s + 6}$   
No. of Asymptotes N = |P - Z| = |3 - 2| = 1  
 $\theta_0 = \frac{(2\ell + 1)180^\circ}{(P - Z)} = \frac{(2 \times 0 + 1)180^\circ}{1} = 180^\circ$ 

- **08.** Ans: (d)
- Sol: Option (a) is lag compensator which is wrong

Options (b), (c) & (d) are lead compensators.

Here required to verify stability with Gain K

$$\begin{split} G(s) &= \frac{1}{s-1}, G_{c}(s) = K\left(\frac{s+2}{s+10}\right) \\ G(s) \bigg|_{\omega_{c}} &= \frac{K(s+2)}{(s-1)(s+10)}, H(s) = 1 \\ \xrightarrow{CE} &= 1 + G(s) \bigg|_{\omega_{c}} = 0 \\ \xrightarrow{CE} &\Rightarrow s^{2} + 10s - s - 10 + Ks + 2K = 0 \\ \xrightarrow{CE} &\Rightarrow s^{2} + 9s - 10 + Ks + 2K = 0 \\ \xrightarrow{CE} &\Rightarrow s^{2} + s (K+9) + (2K-10) = 0 \\ s^{2} &= 1 & 2K - 10 \\ s^{1} &= (K+9) \\ s^{0} &= (2K-10) \\ (K+9) > 0 \Rightarrow K > -9, \\ (2K-10) > 0 \Rightarrow K > 5 \end{split}$$

K > 5 Given system with lead compensator becomes stable. Option (d) is correct

**09.** Ans: (a) Sol:  $\alpha = \frac{R_2}{R_1 + R_2} = \frac{1}{1+1} = \frac{1}{2}$ 

$$\phi_{\rm m} = \sin^{-1} \left( \frac{1 - \alpha}{1 + \alpha} \right) = \sin^{-1} \left( \frac{1 - \frac{1}{2}}{1 + \frac{1}{2}} \right)$$
$$= \sin^{-1} \left( \frac{1}{3} \right)$$

#### 10. Ans: (c)

Sol: If the poles are located in left side of s - plane, then the system is stable. (or) The IR of a causal and stable system must be absolutely integrable between the limits  $0 \text{ and } \infty \int_{-\infty}^{\infty} |IR| dt < \infty$ 

If the roots are located on imaginary axis  
which are repeated then the system is  
unstable. 
$$\int_{0}^{\infty} |IR| dt = \infty$$

When non-repeated or simple poles poles are located on imaginary axis, then the system is marginally or limitedly or critically or just stable (or) When time  $t \rightarrow \infty$  IR is neither approaches to '0' nor goes to ' $\infty$ ' and will have fixed IR.

#### 11. Ans: (d) Sol:



# **TEST YOUR PREP** IN A REAL TEST ENVIRONMENT **Pre GATE - 2020**

Date of Exam : **18<sup>th</sup> January 2020** Last Date to Apply : **31<sup>st</sup> December 2019** 

#### **Highlights:**

- Get real-time experience of GATE-20 test pattern and environment.
- Virtual calculator will be enabled.
- Post exam learning analytics and All India Rank will be provided.
- Post GATE guidance sessions by experts.
- Encouraging awards for GATE-20 toppers.





# SSC-JE (Paper-I) ---Online Test Series

Staff Selection Commission - Junior Engineer

### No. of Tests : 20

Subject Wise Tests : 16 | Mock Tests - 4

#### **AVAILABLE NOW**

All tests will be available till SSC 2019 Examination

©040 - 48539866 / 040 - 40136222 🖄 testseries

😤 testseries@aceenggacademy.com

12. Ans: (c)  
Sol: 
$$\angle \frac{e^{\frac{-\pi}{2}j\omega}}{j\omega} = -\pi$$
  
 $-\left(\frac{\pi}{2}\omega + \frac{\pi}{2}\right) = -\pi$   
 $\omega_{pc} = 1 \text{ rad/sec}$   
 $\left|\frac{e^{\frac{-\pi}{2}j\omega}}{j\omega}\right| = \frac{1}{\omega} = 1$   
 $\therefore$  GM = 1 or 0 dB  
 $\left|\frac{e^{\frac{-\pi}{2}j\omega}}{j\omega}\right| = 1$   
 $\omega_{gc} = 1 \text{ rad/sec}$   
PM =  $180^\circ - 90^\circ - \frac{\pi}{2}\omega_{gc}$   
 $= 180^\circ - 90^\circ = 0^\circ$ 

#### 13. Ans: (a)

 $PM = 0^{\circ}$ 

Sol: 
$$G(s) = \frac{8}{(S+10)^2}$$
  
 $S = j\omega$   
 $G(j\omega) = \frac{8}{(j\omega+10)^2}$   
 $|G(j\omega)| = \frac{8}{(\sqrt{\omega^2 + 10^2})^2}$   
O/p amplitude = I/p amplitude ×  $|G(\omega)|$   
 $= 2 \cdot \frac{8}{(\sqrt{\omega^2 + 10^2})^2}$   
Where  $\omega = 3$  rad/sec  
 $\omega/n$  amplitude  $= \frac{2 \times 8}{(\omega + 10)^2}$ 

o/p amplitude 
$$= \frac{1}{\left(\sqrt{100+9}\right)^2}$$
$$= \frac{16}{109}$$
$$= 0.146$$



#### 15. Ans: (a) Sol:

$$\underbrace{u(t)}_{TF_{1}} \underbrace{c(t) = -0.5 (1+e^{-2t})u(t)}_{TF_{1}}$$

$$\underbrace{\delta(t)}_{TF_{2}} \underbrace{c(t) = e^{-t} u(t)}_{TF_{2}}$$

$$TF_{1} = \frac{L.T[-0.5(1+e^{-2t})]}{L.T[u(t)]}$$

$$= \frac{-0.5(\frac{1}{s} + \frac{1}{s+2})}{\frac{1}{s}} = \frac{-(s+1)}{s+2}$$

$$TF_{2} = \frac{1}{s+1}$$
Overall transfer function of system
$$TF = TF_{1}.TF_{2} = \frac{-1}{s+2}$$

#### 16. Ans: (c)

**Sol:** There are two loops

Loop gain  $1 = -H_1G_1G_2$ Loop gain  $2 = -H_2G_3$ 

ACE Engineering Academy



Sol: 
$$TF = \frac{R + \frac{1}{Cs}}{R + Ls + R + \frac{1}{Cs}} = \frac{RCs + 1}{LCs^2 + 2RCs + 1}$$
  
2 poles, 1 zero.

- 18. Ans: (b)
- Sol:  $CE \rightarrow s^2 + 3s + 2 = 0$ From above equation,  $2\xi\omega_n = 3 \text{ and } \omega_n = \sqrt{2}$   $\Rightarrow \xi = \frac{3}{2\sqrt{2}} > 1 \Rightarrow \text{ over damped}$   $C(0) = \underset{s \rightarrow \infty}{\text{Lt}} sC(s) = \underset{s \rightarrow \infty}{\text{Lt}} \frac{2}{(s+1)(s+2)} = 0$ Final value

$$C(\infty) = \lim_{s \to 0} \frac{2}{(s+1)(s+2)} = 1$$

#### **19.** Ans: (c)

- Sol: The bandwidth for first order system,
  - BW =  $\frac{1}{T}$ , Here 'T' is time constant OLTF: G(s) =  $\frac{1}{s+1}$ G(s) =  $\frac{1}{sT+1}$

Time constant, T = 1

Bandwidth = 
$$G(s) = \frac{1}{1} = 1$$
 rad/s

$$CLTF = \frac{1}{s+2} = \frac{\frac{1}{2}}{1+\frac{s}{2}}$$
$$T = \frac{1}{2}$$
Bandwidth =  $\frac{1}{T} = 2$  rad/s

20. Ans: (a) Sol:  $+ x^{6}$ -2 -16 1 32  $\begin{array}{c|c} +x^{5} \\ -x^{4} \\ -2 \\ \end{array} \begin{array}{c} 0 \\ -x^{4} \\ \end{array} \begin{array}{c} -2 \\ 0 \\ 32 \\ \end{array}$ 0  $-x^{3}$  0(-8) 0 0  $+x^2 0(\varepsilon)$ 32  $+x^{1}$  (32)(8) 3  $+x^{0}$  32  $AE = -2x^4 + 32$  $\frac{\partial AE}{\partial x} = -8x^3$ No. of RH roots = 2 $j\omega$  roots = 2 LH roots = 2

21. Ans: (a)

:5:

Sol: Delay time  $\rightarrow 0$  to 50% of the final value Rise time  $\rightarrow 10$  to 90% of the final value

22. Ans: (b)  
Sol: 
$$T(s) = \frac{C(s)}{R(s)} = \frac{G(s)}{1 + G(s)H(s)}$$
  

$$= \frac{\frac{K(s+4)}{s(s+1)}}{1 + \frac{1}{s+2} \cdot \frac{K(s+4)}{s(s+1)}}$$

$$= \frac{K(s+4)(s+2)}{s(s+1)(s+2) + K(s+4)}$$
C.E = 1+ G(s)H(s) = 0  
s<sup>3</sup> + 3s<sup>2</sup> + 2s + Ks + 4K = 0  
s<sup>3</sup> + 3s<sup>2</sup> + (2+K)s + 4K = 0

#### **RH** table:

For marginal stable:  $s^1$ -row must be zero

$$\frac{6-K}{3} = 0$$
  
K = 6

23. Ans: (a)

Sol: T.F = 
$$\frac{L[output]}{L[input]} = \frac{L[c(t)]}{L[unit step]}$$
  

$$= \frac{L[1 - e^{-10t} - 10t e^{-10t}]}{L[u(t)]}$$

$$= \frac{\frac{1}{s} - \frac{1}{s + 10} - \frac{10}{(s + 10)^2}}{\frac{1}{s}}$$

$$\Rightarrow \frac{C(s)}{R(s)} = \frac{100}{s^2 + 20s + 100} = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$
 $\omega_n = 10 \text{ rad/sec; } 2\zeta\omega_n = 20$ 
 $2\zeta(10) = 20$ 
 $\zeta = 1$ 

Impulse response in time domain =  $L^{-1}$  [transfer function]

$$= L^{-1} \left[ \frac{100}{s^2 + 20s + 100} \right]$$
$$= L^{-1} \left[ \frac{100}{(s+10)^2} \right] = 100 \text{ t } e^{-10t}$$

#### 24. Ans: (b)

**Sol:** Given  $A_v = 100$ ,  $Z_i = 1k\Omega$ ,  $Z_0 = 5k\Omega = Z_L$ Current-Shunt Negative feedback Amplifier gain is Current gain.

$$A_{v} = \frac{A_{I} \cdot Z_{L}}{Z_{i}} \Longrightarrow A_{I} = \frac{A_{v} \cdot Z_{i}}{Z_{L}} = \frac{100 \times 1}{5} = 20$$
$$1 + \beta A_{I} = 1 + 0.2 (20) = 5$$
$$Z_{if} = \frac{Z_{i}}{1 + \beta A_{I}} = \frac{1}{5} k\Omega$$

#### 25. Ans: (b)

**Sol:** The feedback circuit of Wein Bridge oscillator is as below.





### HEARTY CONGRATULATIONS TO OUR ESE - 2019 TOP RANKERS



### TOTAL SELECTIONS in Top 10: 33 (EE: 9, E&T: 8, ME: 9, CE: 7) and many more...



## DIGITAL CLASSES

for

ESE 2020/2021 General Studies & Engineering Aptitude **EATE** 2020/2021 Computer Science & Information Technology

Access the Course at

www.deep-learn.in న

26. Ans: (c)

**Sol:** Given A = 300, D = 16%,  $\beta = \frac{5}{100}$ 

$$1 + \beta A = 1 + \frac{5}{100} \times 300 = 16$$
  
 $D_{f} = \frac{D}{1 + \beta A} = 1\%$ 

#### 27. Ans: (b)

- Sol: 1. Reverse bias is applied between gate and source ⇒ High input resistance in a FET amplifier
  - 2. Minority carrier current is almost zero  $\Rightarrow$  Good bias stability
  - 3. In FET's and MOSFET's voltage gain is very less because  $A_V$  is a function of  $g_m$ but  $g_m \alpha I_D$ . Since the channel width is narrow,  $I_D$  is small  $\Rightarrow$  Gain bandwidth product is low
  - 4. Total current is contributed by majority carriers and more over there were no junctions in the current flowing path from source to drain  $\Rightarrow$  lower noise

#### 28. Ans: (c)

**Sol:** Feedback factor 
$$\beta = \frac{-C_1}{C_2} = \frac{-180}{18} = -10$$

#### **29.** Ans: (d)

**Sol:** The equivalent circuit is



When 
$$\frac{V_i}{2} \le 0.7V$$
  
D-OFF  $\Rightarrow V_0 = \frac{V_i}{2} = 2.5 \text{sin}\omega t$   
 $\Rightarrow V_{0 \text{ min}} = -2.5V$   
 $\therefore (V_0)_{\text{max}} = 0.7V$ ,  $(V_0)_{\text{min}} = -2.5V$ 

**30.** Ans: (b)

**.** .

Sol: Input power = 
$$V_i \times I_i$$
  
=  $0.5 \times 2 \times 10^{-3} = 1 \text{mW}$   
Output power =  $V_0 \times I_0 = 16 \times 15 \times 10^{-3}$   
=  $240 \text{mW}$   
Power gain =  $\frac{P_0}{P_i} = 240$ 

$$1V \bullet V_b$$
  $V_b$   $A_{0L=10}$   $V_o$ 

9k

$$V_{b} = \frac{V_{0}(1k) + (1V)(9k)}{10k}$$
$$V_{b} = \frac{V_{0} + 9}{10}$$
$$V_{0} = A(V_{a} - V_{b})$$
$$V_{0} = 10\left(0 - \frac{V_{0} + 9}{10}\right)$$
$$V_{0} = -V_{0} - 9$$
$$2V_{0} = -9$$
  
∴  $V_{0} = -4.5$ Volts

### 32. Ans: (a) Sol:

 $\rightarrow$  A BJT acts as amplifier in active region

→ Transformer coupling reduces the number of stages for achieving same power gain as compared to RC coupled stages.

→ Direct coupling is preferred to amplify
 DC and low frequency signals

#### **33.** Ans: (c)

Sol: When diode is OFF,

 $V_0 = 3 \left( \frac{2k}{2k+6k} \right) = 0.75V$   $V_A = 3V, V_C = 0.75V,$   $\Rightarrow V_D = V_A - V_C = 2.25V$ So,  $V_A > V_C \Rightarrow$  Then Diode is ON.



$$\therefore V_0 = 3 - 0.7 = 2.3V$$

34. Ans: (c)

Sol:



JFET operating in region 'I' if  $I_D < I_{DSS}$ ,  $I_D$  is linearly related to  $V_{DS}$ , so it behaviour like a resistor.

#### 35. Ans: (c)

- **Sol:**  $\rightarrow$  Placing a BJT around an op-amp provides a logarithmic function.
  - → Placing a diode around an op-amp leads to precision rectifier i.e., a circuit that can rectify very small input swings.

- → Integrators suffer from op-amp imperfections like DC offsets and input bias currents.
- → The speed of op-amp circuits is limited by the bandwidth of the op-amps. For large signals, the op-amp suffers from a finite slew rate, distorting the output waveform.

#### 36. Ans: (c)

**Sol:** The feedback circuit of Wein Bridge oscillator is as below



Feedback factor

$$\beta = \frac{V_{\rm F}}{V_{\rm o}} = \frac{1}{3 + j \left(\omega RC - \frac{1}{\omega CR}\right)}$$

At frequency of Oscillations, imaginary part is zero,  $\beta = 1/3$ , A = 3

#### 37. Ans: (c)

**Sol:** Frequency of oscillations generated by the Wein bridge oscillator is

$$f = \frac{1}{2\pi\sqrt{(R_1C_1)(R_2C_2)}}$$
  
given R<sub>1</sub> = 4R, R<sub>2</sub> = R, C<sub>1</sub> = C, C<sub>2</sub> = 4C  
$$f = \frac{1}{2\pi\sqrt{(4RC)(4RC)}} = \frac{1}{8\pi RC}$$

#### **38.** Ans: (b)

- Sol: The given circuit is a voltage regulator. Then
  - (i) The unregulated input voltage,  $V_S$  should be more than the break down voltage of zener diode,  $V_Z$
  - (ii) By applying KCL at node A in the circuit,  $I_1 = I_2 + I_L \Longrightarrow I_L = I_1 I_2$
  - (iii) The dynamic resistance of zener diode  $r_z$  when it is in break down is very small when compared with the resistance  $R_s$ .

i.e  $R_S$  should be more than  $r_z$ , so that it maintains the current into zener diode between  $I_{Z_{min}}$  and  $I_{Z_{max}}$ 

#### **39.** Ans: (b)

- **Sol:** A. E-B junction forward bias and C-B junction reverse bias-High gain amplifier
  - B. Both E-B and C-B junctions forward bias- Saturation condition
  - C. E-B junction reverse bias and C-B junction forward bias- Very low gain amplifier
  - D. Both E-B and C-B junctions reverse bias- Cut-off condition

**Sol:**  $I_{CQ} = \frac{V_{CC}}{R_{AC} + R_{DC}} = \frac{V_{CC}}{R_{C} + R_{C}} = \frac{V_{CC}}{2R_{C}}$ 

#### 41. Ans: (a)

**Sol:** Astable Multivibrator can generate square waveforms.

Mono stable Multivibrator is used for pulse width modulation.

Bi-stable Multivibrator is using to storing binary information.

#### 42. Ans: (d)

#### Sol:



$$\frac{V_{o}R_{1}}{R_{2}+R_{1}} = V_{p} \rightarrow V_{o} = V_{p} \left[1 + \frac{R_{2}}{R_{1}}\right]$$
$$\rightarrow V_{p} - V_{o} = -\frac{V_{p}R_{2}}{R_{1}}$$

KCL at non inverting terminal

$$\frac{\mathbf{V}_{\mathbf{P}} - \mathbf{V}}{\mathbf{R}_{1}} + \frac{\mathbf{V}_{\mathbf{P}}}{\mathbf{R}} + \frac{\mathbf{V}_{\mathbf{P}} - \mathbf{V}_{0}}{\mathbf{R}_{2}} = 0$$

$$\frac{\mathbf{V}_{\mathbf{P}} - \mathbf{V}}{\mathbf{R}_{1}} + \frac{\mathbf{V}_{\mathbf{P}}}{\mathbf{R}} - \frac{\mathbf{V}_{\mathbf{P}}}{\mathbf{R}_{1}} = 0$$

$$\mathbf{V}_{\mathbf{P}} \left[ \frac{1}{\mathbf{R}_{1}} - \frac{1}{\mathbf{R}_{1}} + \frac{1}{\mathbf{R}} \right] = \frac{\mathbf{V}}{\mathbf{R}_{1}}$$

$$\mathbf{V} = \mathbf{V}_{\mathbf{P}} \left[ \frac{\mathbf{R}_{1}}{\mathbf{R}} \right]$$

$$\mathbf{I} = \frac{\mathbf{V} - \mathbf{V}_{\mathbf{P}}}{\mathbf{R}_{1}} = \frac{\mathbf{V} - \frac{\mathbf{V}\mathbf{R}}{\mathbf{R}_{1}}}{\mathbf{R}_{1}}$$



$$\therefore R_{in} = \frac{V}{I} = \frac{R_1}{1 - \frac{R}{R_1}}$$

#### 43. Ans: (b)

**Sol:** Conversion time  $t_A = 10 \mu s$ 

Sampling frequency  $f_{s(max)} = \frac{1}{t_{A}} = \frac{1}{10us}$ 

= 0.1 MHz = 100 kHz

 $f_{s(max)} = 2f_{m(max)}$ Maximum input signal frequency

$$f_{m(max)} = \frac{f_{s(max)}}{2} = \frac{100 \text{kHz}}{2} = 50 \text{kHz}$$

#### 44. Ans: (c)

Sol: Bus idle machine cycles are required for the execution of DAD and TRAP interrupt.

#### 45. Ans: (a)

Sol: Let number of Flip-flops required be N.  $2^{\rm N} \ge 6000$ N = 13

#### 46. Ans: (a)

Sol: No flags will be affected when data transfer instructions are executed.

#### 47. Ans: (c)

**Sol:** In this 
$$J_A = B + C$$
,  $K_A = BC$ ,  $J_B = A$ ,

$$K_B = \overline{A}, J_C = B, K_C = \overline{B}$$

| CLK | $J_A  K_A$ | J <sub>B</sub> K <sub>B</sub> | $J_C \ K_{C^{}}$ | A B C |
|-----|------------|-------------------------------|------------------|-------|
| 0   |            |                               |                  | 000   |
| 1   | 10         | 01                            | 01               | 100   |
| 2   | 10         | 10                            | 01               | 110   |
| 3   | 10         | 10                            | 10               | 111   |
| 4   | 01         | 10                            | 10               | 011   |
| 5   | 01         | 01                            | 10               | 001   |
| 6   | 10         | 01                            | 01               | 100   |
|     |            |                               |                  |       |

### 0. 4. 6. 7. 3. 1. 4....

Hence, modulus of the counter is 5

#### 48. Ans: (a)

**Sol:**  $x_2 = b_2 \oplus b_1 \oplus b_1 = b_2 \oplus 0 = b_2$ 

 $x_1\!=\!b_2\oplus b_1$ 

| $\mathbf{x}_0 = \mathbf{b}$ | $\mathfrak{b}_0 \oplus$ | $b_1$ |  |
|-----------------------------|-------------------------|-------|--|
|-----------------------------|-------------------------|-------|--|

| <b>b</b> <sub>2</sub> | <b>b</b> <sub>1</sub> | $b_0$ | <b>X</b> <sub>2</sub> | <b>x</b> <sub>1</sub> | <b>X</b> 0 |
|-----------------------|-----------------------|-------|-----------------------|-----------------------|------------|
| 0                     | 0                     | 0     | 0                     | 0                     | 0          |
| 0                     | 0                     | 1     | 0                     | 0                     | 1          |
| 0                     | 1                     | 0     | 0                     | 1                     | 1          |
| 0                     | 1                     | 1     | 0                     | 1                     | 0          |

i.e., binary to gray code converter

#### **49**. Ans: (d)

| Sol: | ADC                | Conversion time             |  |  |
|------|--------------------|-----------------------------|--|--|
|      | Counter type ADC   | $(2^{n}-1)T_{CLK}$          |  |  |
|      | Flash type ADC     | $1.T_{CLK}$                 |  |  |
|      | Successive Approx. | ADC N.T <sub>CLK</sub>      |  |  |
|      | Dual Slope ADC     | $2^{n+1}$ .T <sub>CLK</sub> |  |  |
|      | So, Dual Slope     | ADC has maximum             |  |  |
|      | conversion time.   |                             |  |  |
|      |                    |                             |  |  |

#### 50. Ans: (c)

Sol: MVI C, 0AH = 7TXRA A = 4TLOOP: DCR C = 4TINC A = 4TJNZ LOOP = 7T/10TSo.

Number of T states required  $= 7T + 4T + (09 \times 18) T + 4T + 4T + 7T$ = 7T + 4T + 162T + 4T + 4T + 7T = 188T

51. Ans: (d)  
Sol: 
$$\sqrt{224_r} = 13_r \Rightarrow (\sqrt{2r^2 + 2r + 4})_{10} = (r+3)_{10}$$
  
 $\Rightarrow 2r^2 + 2r + 4 = r^2 + 6r + 9$   
 $\Rightarrow r^2 - 4r - 5 = 0 \Rightarrow r^2 - 5r + r - 5 = 0$   
 $r(r-5) + 1(r-5) = 0$   
(r+1)(r-5) = 0  
i.e. Radix r = 5

### SSC-JE (Paper-II) MAINS 2018

### **OFFLINE TEST SERIES**

Streams: Civil | Electrical | Mechanical

- FULL LENGTH MOCK TEST-1 Exam Date: 01.12.2019 Exam Timing: 6:00 pm to 8:00 pm
- Exam Date: 15.12.2019 Exam Timing: 6:00 pm to 8:00 pm
- All tests will be conducted in Question Paper Booklet format.
- Test Series will be conducted at all our centres.

Hyderabad | Delhi | Pune | Bhubaneswar | Bengaluru | Chennai | Vijayawada | Vizag | Tirupathi | Kukatpally | Kolkata | Ahmedaba

🕓 040 - 48539866 / 040 - 40136222 🔹 testseries@aceenggacademy.com

# SRO (SHR)

#### No. of Tests : 15

Subject Wise Tests : 12 | Mock Tests : 3

Indian Space Research Organisation (ISRO) Recruitment of Scientist/Engineer 'SC'

**ELECTRONICS | MECHANICAL | COMPUTER SCIENCE** 

### Starts from 5<sup>th</sup> November 2019

All tests will be available till 12-01-2020.

오 040 - 48539866 / 040 - 40136222 🛛 🐱 testseries@aceenggacademy.com





#### **52. Ans: (b) Sol:** For odd number of 1's at the input, the sequential circuit remains in 'S<sub>1</sub>' state

sequential circuit remains in  $S_1$ ' state producing the output 1.

#### 53. Ans: (d)

Sol:  $f(x,y,z) = \sum (m_0, m_2, m_7) = \sum m(0, 2, 7)$  $f'(x,y,z) = \sum (m_1, m_3, m_4, m_5, m_6)$  $= \prod (M_0, M_2, M_7)$ 

#### 54. Ans: (d)

**Sol:** size =  $2^x \times y \times n$ 

Let n be the number of chips.;

- $x \rightarrow no. of address lines$
- $y \rightarrow no.$  of data lines

$$2^{x} \times y \times n = 32 \text{ KB}$$

$$2^{12} \times 4 \times n = 32 \times 1024 \times 8$$

$$n = \frac{32 \times 1024 \times 8}{2^{12} \times 4} = 16$$

n = 16

- 55. Ans: (b)
- **Sol:** XOR gate, Half adder, Full subtractor are combinational circuits, register is a sequential circuit.

#### 56. Ans: (c)

**Sol:** A is connected as negative edge clock input for T-flip-flop. So, for every negative edge B is applied to FF.  $Q(t+1)=T \oplus Q(t)$ 



57. Ans: (b)

:13:

Sol: If A = 1, then irrespective of 'B' output is '0'. Since transistors are ON If A = 0, then transistors are OFF & If B = 0, diode ON  $\Rightarrow$  Y<sub>0</sub> = 0 If B = 1, diode OFF  $\Rightarrow$  Y<sub>0</sub> = 1

$$\begin{array}{ccccc} A & B & Y_0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ \end{array}$$

$$\Rightarrow Y_0 = \overline{A}B$$

58. Ans: (a) Sol: F(A,B,C,D)  $=\overline{A}B\overline{D}.C + A\overline{B}\overline{D}.1 + \overline{A}BD.1 + A\overline{B}D.\overline{C}$   $=\overline{A}BC\overline{D} + A\overline{B}\overline{D} + \overline{A}BD + A\overline{B}\overline{C}D$   $=\overline{A}B(C\overline{D} + D) + A\overline{B}(\overline{D} + \overline{C}D)$  $=\overline{A}B(C+D) + A\overline{B}(\overline{C} + \overline{D})$ 

#### **59.** Ans: (b)

Sol: A n-bit shift register requires n flip-flops. A n-bit ripple counter requires n flip-flops. A n-bit synchronous counter requires n flip-flops. A n-bit ring counter requires n flip-flops.

#### 60. Ans: (c)

Sol:  $F = (B\overline{C} + \overline{A}D)(A\overline{B} + C\overline{D})$   $F = B\overline{C}A\overline{B} + B\overline{C}C\overline{D} + \overline{A}DA\overline{B} + \overline{A}DC\overline{D}$  F = 0  $\overline{F} = 1$ Number of literals in  $\overline{F} = 1$  is 0.

61. Ans: (d)

Sol: (A) 8255-PPI (B) 8257-DMAC (C) 8251-USART (D) 8254-TIMER (E) 8259-PIC



62. Ans: (a)  
Sol: 
$$F(A, B, C) = AB + \overline{A}C + BC$$
  
 $= AB(C + \overline{C}) + \overline{A}(B + \overline{B})C + (A + \overline{A})BC$   
 $= ABC + AB\overline{C} + \overline{A}BC + \overline{A}BC + ABC + \overline{A}BC$   
 $A = 00 \quad 01 \quad 11 \quad 10$ 



63. Ans: (c)

- Sol: MVI A, 45H : A  $\leftarrow$  45H MOV B, A : B  $\leftarrow$  A ; A = B = 45H STC : CY = 1 CMC : CY = 0 RAR : A = 22H ; CY = 1 XRAB : A  $\oplus$  B = 22H  $\oplus$  45H = 67H HLT : Halted
- 64. Ans: (c)
- Sol:  $(23E)_X = 2X^2 + 3X + E$ In the given number 'E' is the highest digit so we can take its radix from greater than equal to F. So,  $= 2(15)^2 + 3(15)^1 + E(15)^0$ = 2(225) + 3(15) + 14 = 509
- 65. Ans: (a)
- **Sol:** For the given circuit to function as an oscillator the number of inverters N should be odd.

$$f_{osc} = \frac{1}{2Nt_{pd}}$$
  

$$t_{pd} = 10 \text{ n sec}$$
  

$$f_{osc} = \frac{1}{2 \times (10 \text{ n sec}) \times \text{ N}}$$
  

$$= \frac{10^8}{2 \times 1 \times \text{ N}} = \frac{10^2 \times 10^6}{2\text{ N}} = \frac{50}{\text{ N}} \text{ MHz}$$

- 66. Ans: (c)
- Sol: Adding two n-bit numbers, ROM inputs = n+n = 2nAdding two n-bit numbers largest result size = (n+1) bits  $\therefore$  ROM size =  $2^{2n} \times (n+1)$  bits
- 67. Ans: (c)
- Sol: ROM, Hard disk & Magnetic disk are Non-Volatile

RAM is Volatile

- 68. Ans: (c)
- Sol: Given, N = 10 and Input-Range = (0 20)VFor proper operation of ADC, Ripple voltage < Resolution of ADC Resolution of ADC =  $\frac{\text{Input voltage Range}}{2^{N} - 1}$ =  $\frac{20}{2^{10} - 1} \cong 20\text{mV}$
- 69. Ans: (c)
- Sol: → The 8051 microcontroller is a 8-bit processor and it is based on Harvard architecture.
- 70. Ans: (c)
- **Sol:** Transfer function applicable for only linear time invariant systems.
- 71. Ans: (a)
- **Sol:** T.F =  $\frac{40}{(s+2)(s+20)}$

DC gain should not change after removing far pole.

DC gain before removing far pole

$$=\frac{40}{(0+2)(0+20)}=1$$

T.F after removing far pole =  $\frac{K}{s+2}$ 

DC gain = 
$$\frac{K}{0+2} = \frac{K}{2}$$

ACE Engineering Academy



Κ

$$\therefore \frac{-}{2} = 1 \Rightarrow K = 2$$
  
T.F =  $\frac{2}{s+2}$   
Comparing with standard 1<sup>st</sup> order T.F  
 $\frac{A}{s+T}$   
 $\therefore$  Time constant =  $\frac{1}{T} = \frac{1}{2}$   
2% Settling time,  $t_s = 4 \times \frac{1}{2} = 2$  sec which depends on dominant pole.

#### 72. Ans: (d)

**Sol:** A fixed bias BJT circuit cannot exhibit better performance as compared to self bias BJT circuit. Hence **Statement (I)** is false.

#### 73. Ans: (c)

**Sol:** All Software interrupts of 8085 are Maskable and Vectored. So, Statement (I) is true. Software interrupts are not random in nature. So, Statement (II) is false.

#### 74. Ans: (b)

:15:

Sol: Any Boolean function can be realized by using a suitable multiplexer.
So, statement (I) is true.
A multiplexer can be realized using NAND and NOR gates, which are universal gates.
So, statement (II) is true
Statement (I) and Statement (II) are individually true but Statement (II) is not correct explanation for Statement (I).

#### 75. Ans: (a)

Sol: Tri-state logic has three states i.e. logic high, logic low, high impedance. Tri-state logic is used when more than one input/output devices connected to the same data bus in a digital system by helping in isolating the input/output devices from the data bus.