



# ACE

## Engineering Academy

TEST ID: 201

Head Office : Sree Sindhi Guru Sangat Sabha Association, # 4-1-1236/1/A, King Koti, Abids, Hyderabad - 500001.

Ph: 040-23234418, 040-2324419, 040-2324420, 040-24750437

Hyderabad | Kukatpally | Kothapet | Delhi | Bhopal | Patna | Pune | Bhubaneswar | Lucknow | Bengaluru | Chennai | Vijayawada | Vizag | Tirupati | Kolkata | Ahmedabad

ESE- 2020 (Prelims) - Offline Test Series

Test- 1

ELECTRICAL ENGINEERING

SUBJECT: ANALOG, DIGITAL ELECTRONICS AND BASIC ELECTRONICS  
ENGINEERING - SOLUTIONS

01. Ans: (d)

Sol:  $V_{rms} = \frac{V_m}{\sqrt{2}}$

$$V_m = \sqrt{2} V_{rms} = 50\sqrt{2} \text{ volts}$$

PIV of diode in centre tapped is  $2V_m$

$$PIV = 2 \times 50 \times \sqrt{2}$$

$$= 100\sqrt{2} \text{ volts}$$

$$= 141.4V$$

02. Ans: (c)

Sol: For +ve cycle,  $D_1$  is forward biased.

$C_1$  starts charging.

$C_1$  charges till 1V.

For -ve cycle,  $D_2$  is forward biased.

$$V_C = -V_i - (-1) = -(-1) + 1 = 2V$$

03. Ans: (c)

Sol:  $A_1 = \frac{h_{fe}}{\sqrt{1 + (f/f_\beta)^2}}$ ,  $f_\beta = \frac{1}{2\pi r_\pi (C_\pi + C_\mu)}$

Current gain of BJT drops at high frequency due to junction capacitor

04. Ans: (a)

Sol:  $V_E = 0$ ,  $V_C = 0.2V$

$$I_C = \frac{10 - 0.2}{2k} = 4.9mA$$

To operate transistor remain in saturation is

$$I_B > \frac{I_C}{\beta}$$

$$\frac{V_i - 0.7 - 2 - 0.7}{5k} > \frac{4.9 \times 10^{-3}}{50}$$

$$(V_i - 3.4) > 0.49$$

$$V_i > 3.89V$$

05. Ans: (c)

Sol:  $I_C = 1.3mA$

$$r_e = \frac{V_T}{I_C} = \frac{26mV}{1.3mA} = 20\Omega,$$

$$A_v = -\frac{R_L}{r_e}, R_L = 2k \parallel 2k = 1k\Omega$$

$$A_v = -\frac{1000}{20}$$

$$A_v = -50$$

06. Ans: (c)

Sol: Increasing order of input impedance

(1) CB (Common base)

(2) CE (Common emitter)

(3) CC (common collector or emitter follower / Buffer)

(4) Emitter follower using darlington pair

07. Ans: (d)

Sol:  $A_v = A_{v1} \cdot A_{v2}$

$$= 200 \times 500 = 10^5$$

$$(A_v)_{dB} = 20 \log_{10} (10^5)$$

$$= 100$$



**08. Ans: (a)**

**Sol:** Due to voltage series feedback, input resistance increased by the factor of  $(1 + A\beta)$

$$\Rightarrow Z_{IF} = Z_i (1 + A\beta)$$

$$Z_{IF} = 2 \times 10^3 \left( 1 + \frac{4}{100} \times 100 \right)$$

$$Z_{IF} = 10k\Omega$$

**09. Ans: (c)**

**Sol:** In the circuit shown Voltage sampling (output) & Current mixing (input). So it is a trans-resistance Amplifier.

**10. Ans: (a)**


**Sol:** : Emitter follower (CC amplifier), (voltage series amplifier)

- : It acts as Buffer amplifier
- : Good impedance matching
- : High input impedance
- : Low output impedance
- :  $A_v \simeq 1$
- :  $A_I$  (current gain) is high
- : Power gain = current gain

**11. Ans: (c)**

**Sol:**  $(V_A - V_C)$  of diode is 1V

Diode is ON state



$$I = \frac{-2 - 0.6 + 3}{1100}$$

$$= \frac{0.4}{1100} = 0.36mA$$

$$\Rightarrow V_0 = -0.36mA \times 10^3$$

$$V_0 = -0.36V$$

**12. Ans: (d)**

**Sol:** Since base and collector are short circuited the transistor will act as a diode and hence diode equation is used.

$$I_E \approx I_0 e^{V_D/V_T}$$

$$\Rightarrow V_D = V_X = V_T \ln \left( \frac{I_E}{I_0} \right)$$

$$= 26 \times 10^{-3} \ln \left( \frac{3 \times 10^{-3}}{10^{-9}} \right)$$

$$= 26 \times 10^{-3} \ln (3 \times 10^6)$$

$$= 26 \times 10^{-3} [\ln 3 + \ln 10^6]$$

$$= 26 \times 10^{-3} [1.1 + 2.3 \times 6]$$

$$= 26 \times 10^{-3} (14.9)$$

$$V_X = 0.39V$$

**13. Ans: (c)**

**Sol:** Gain of Amplifier =  $-\frac{R_2}{R_1}$

$$\text{Feedback factor is } \beta = \frac{-L_1}{L_2}$$

Condition for oscillation is  $A\beta = 1$

$$\left( -\frac{R_2}{R_1} \right) \left( \frac{-L_1}{L_2} \right) = 1$$

$$\frac{-R_2}{R_1} = \frac{-L_2}{L_1} \Rightarrow \frac{L_1}{R_1} = \frac{L_2}{R_2}$$

**14. Ans: (d)**

**Sol:** The bias stability of an Emitter-Bias Amplifier circuit improves by decreasing the value of  $R_B$  and increasing the value of  $R_E$ .

**15. Ans: (a)**

**Sol:** Wien bridge oscillator generates Audio frequency range oscillations.

Crystal oscillator generates RF frequency range oscillations.

The output impedance of Voltage shunt feedback amplifier is low.

The output impedance of Current shunt feedback amplifier is high.

# SSC-JE (Paper-II) MAINS 2018

## OFFLINE TEST SERIES

Streams: Civil | Electrical | Mechanical

### FULL LENGTH MOCK TEST-1

Exam Date: **01.12.2019**

Exam Timing: **6:00 pm to 8:00 pm**

### FULL LENGTH MOCK TEST-2

Exam Date: **15.12.2019**

Exam Timing: **6:00 pm to 8:00 pm**

- ✓ All tests will be conducted in **Question Paper Booklet** format.
- ✓ Test Series will be conducted at all our centres.

Hyderabad | Delhi | Pune | Bhubaneswar | Bengaluru | Chennai | Vijayawada | Vizag | Tirupathi | Kukatpally | Kolkata | Ahmedabad

☎ 040 - 48539866 / 040 - 40136222 ✉ testseries@aceenggacademy.com

## ISRO ONLINE TEST SERIES

**No. of Tests : 15**

Subject Wise Tests : 12 | Mock Tests : 3

Indian Space Research Organisation (ISRO)  
Recruitment of Scientist/Engineer 'SC'

**ELECTRONICS | MECHANICAL | COMPUTER SCIENCE**

✓ Starts from **5<sup>th</sup> November 2019**

All tests will be available till **12-01-2020.**

☎ 040 - 48539866 / 040 - 40136222 ✉ testseries@aceenggacademy.com





**16. Ans: (b)**

**Sol:** For a rectifier with inductor filter, ripple factor  $\gamma \propto R_L$  for ' $\gamma$ ' to be low, load of less resistance should be selected and hence a rectifier with 'L' filter is more suitable for high load current.

→ similarly, for a rectifier with 'C' filter.

$$\gamma \propto \frac{1}{R_L}$$

∴ This filter is suitable for low load currents

→ For LC filter, ' $\gamma$ ' independent of load.

**17. Ans:(d)**

**Sol:** In an RC coupled amplifier, the external capacitors establish the lower 3-dB frequency and the device junction capacitors are responsible for upper 3-dB frequency.

**Case (i):** As the amplifier is an RC coupled circuit, the coupling capacitors will establish the lower 3-dB frequency

$$\left( f_L = \frac{1}{2\pi R_i C_B} \text{ or } f_L = \frac{1}{2\pi R_L C_C} \right)$$

**Case (ii):** If the device junction capacitors are open for the frequency range of input signal, the gain of the amplifier is constant from mid-frequencies to high frequencies.

**18. Ans: (a)**

**Sol:** The main difference between BJT and MOSFET is current is quadratic with  $V_{GS}$  for MOSFET and exponential with  $V_{BE}$  for BJT.

In MOSFET,

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_{TH})]^2$$

In BJT,  $I_C = I_0 [e^{V_{BE}/\eta V_T} - 1]$

**19. Ans: (b)**


**Sol:** Hysteresis in a comparator makes immune to false triggering caused by noisy input signal.

**20. Ans: (d)**

**Sol:** Given circuit is integrator circuit. If square wave is applied to integrator, it produces triangular waveform.

**21. Ans: (d)**




**Sol:**



$D_2$  is always RB  
 $V_{in} > 6V$  ( $D_1$  FB)

**22. Ans: (c)**

**Sol:**





23. Ans: (b)

Sol:  $A_v$  in dB =  $20 \log_{10} A_v = 80$  dB

$$\Rightarrow A_v = 10^4$$

Bandwidth  $f_H = 30$  Hz

$$\text{Gain-Bandwidth product} = 10^4 \times 30 \text{ Hz} \\ = 300 \text{ kHz}$$

24. Ans: (a)

Sol: For start input  $\rightarrow J = 1, K = 0 \rightarrow$  Then Q becomes 1.

CLK	Counter Output	J	K	Q
0	000(0)	1	0	1
1	001(0)	0	0	1
2	010(0)	0	0	1
3	011(0)	0	0	1
4	100(0)	0	0	1
5	101(0)	0	0	1
6	110(0)	0	0	1
7	111(1)	0	1	1
8	-	-	-	0

K Input becomes 1 after 7<sup>th</sup> clock pulse

$$[\because Q_2 Q_1 Q_0 = 111]$$

Thus output is cleared i.e., Q is 0 after 8<sup>th</sup> clock pulse

$$\text{width of pulse} = 8T = \frac{8}{f} = \frac{8}{5\text{MHz}} = 1.6\mu\text{s}$$

25. Ans: (a)

Sol: Given 2 numbers 1011 and 0110

1011 is in 2's complement form. Its decimal representation is  $(-5)_{10}$

0110 is in true binary form. Its decimal representation is  $(6)_{10}$

Its addition results  $(+1)_{10} = (0001)_2$


26. Ans: (b)

Sol: ALE (Address Latch Enable) signal is used for differentiating  $AD_7$  to  $AD_0$  multiplexed data, whether it is address or data.

27. Ans: (b)

Sol:  $D_A = \overline{Q_A} \cdot \overline{Q_B}, D_B = Q_A, D_C = Q_B$


$D_A$	$D_B$	$D_C$	$Q_A$	$Q_B$	$Q_C$
			0	0	0
1	0	0	1	0	0
0	1	1	0	1	1
0	0	0	0	0	0



So, it is a Divide by 3 circuit, with 50% Duty cycle.

28. Ans: (a)

Sol:



$$F(A,B,C) = \sum m(0,2,3,6) + d(4,5)$$

		BC			
		00	01	11	10
A	0	1	0	1	1
	1	X	X	0	1

$$F = \overline{C} + \overline{A}B$$

$$F = \overline{\overline{C} + \overline{A}B} = C \cdot \overline{\overline{A}B}$$

So, 2 number of two input NAND gates are required.



29. Ans: (a)


Sol: Given  $D_A = X.B$

$$D_B = \bar{A}$$

P.S		Input	FF		N.S		Output
A	B	X	$D_A$	$D_B$	A	B	Y
0	0	0	0	1	0	1	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	1
1	1	1	1	0	1	0	1

The value of X at -ve edges of all clock pulses are 1, 1, 0, 1, 0, 0, 0


Thus the state transitions are



Number of times output is high equals to 1.

30. Ans: (c)

Sol:



$t_p \leq 15 \text{ ns}$  to avoid Race around condition ( $t_p < t_{FF} < T$ )

i.e.,  $t_p, \text{ max} = 15 \text{ ns}$  which is equal to 3 inverters propagation delay

$$3 t_{pi} = 15 \text{ ns}$$

$$t_{pi} = 5 \text{ ns}$$



# TEST YOUR PREP

IN A REAL TEST ENVIRONMENT

## Pre **GATE - 2020**

Date of Exam : **18<sup>th</sup> January 2020**  
Last Date to Apply : **31<sup>st</sup> December 2019**

### Highlights:

- ◆ Get real-time experience of **GATE-20** test pattern and environment.
- ◆ Virtual calculator will be enabled.
- ◆ Post exam learning analytics and All India Rank will be provided.
- ◆ Post **GATE** guidance sessions by experts.
- ◆ Encouraging awards for **GATE-20** toppers.

**PAN INDIA**  
PRESENCE AVAILABLE IN MORE THAN

**30**  
CITIES

# SSC-JE (Paper-I)

## **Online** Test Series

Staff Selection Commission - Junior Engineer

### No. of Tests : 20

Subject Wise Tests : 16 | Mock Tests - 4

**Civil | Electrical | Mechanical**


### AVAILABLE NOW

All tests will be available till **SSC 2019 Examination**



31. Ans: (d)

Sol:



Initially when test input is low output is high (assume identical non zero delay)

When test becomes high:-

x = high, y remains high till the 3 NOT gate combination, make the input logic low. So, Output goes to low. After some delay Y becomes logic low. Then output becomes high.

So, output switches from high to low to high and remains high.

Option (d) is correct.

32. Ans: (d)

Sol: From state diagram x-FF Truth table is

x	Q(t + 1)
0	$\overline{Q(t)}$
1	Q(t)

 $\Rightarrow$ 

x	Q(t)	Q(t + 1)
0	0	1
0	1	0
1	0	0
1	1	1

i.e.,  $Q(t+1) = x \oplus Q(t)$

33. Ans: (b)

Sol:

	BC			
	00	01	11	10
A	-----			
0	1			1
1	1	1	1	1
	-----			

$A + \overline{C}$

(OR)

	BC			
	00	01	11	10
A	-----			
0		0	0	
1				
	-----			

$A + \overline{C}$

34. Ans: (a)

Sol: Delay of a k-bit Carry-Lookahead Adder

$T_{\text{lookahead-adder}} = 4 [\log_4 k]$

k	$T_{\text{lookahead-adder}}$
4	4
16	8
32	12
64	12
128	16
256	16

Delay in Carry Look Adder

$T_{\text{CLK}} = 4 \log_4 K$

$T_{\text{CLK}} = 4 \log_4 128$   
 $= 16$

35. Ans: (c)


Sol: let us assume two numbers as 1011 and 111, then its multiplication is

$$\begin{array}{r} 1011 \\ \times 111 \\ \hline 1011 \\ 1011 \\ 1011 \\ \hline 1001101 \end{array}$$

So, we require two number of 4-bit binary adders.

36. Ans: (b)

Sol:



$F = A \cdot B (\overline{A + BC})$

$F = AB \overline{C}$

37. Ans: (a)

Sol:  $F = (\overline{A} \overline{D} + B \overline{D})(A + B + D)$

$F = \overline{A} B \overline{D} + A B \overline{D} + B \overline{D}$   
 $= B \overline{D} [\overline{A} + A + 1]$

$F = B \overline{D}$





**38. Ans: (d)**

**Sol:**  $V_{FS} = 5V$

$$\text{Resolution} = \frac{V_{FS}}{2^n - 1} = \frac{5V}{2^{10} - 1} = 0.00488V$$

$$= 4.88mV$$

**39. Ans: (a)**

**Sol:**  $J_A = BC$ ,  $K_A = \bar{B}$ ,  $J_C = K_C = \bar{A}$   
and B Toggles when C changes from 1 to 0

PS			FF		Inputs		NS		
A	B	C	$J_A$	$K_A$	$J_C$	$K_C$	A	B	C
1	0	1	0	1	0	0	0	0	1

**40. Ans: (c)**

**Sol:**  $RST\ n \Rightarrow n \times 8 \Rightarrow (n \times 8)_{10} \Rightarrow XXXXH$

$$RST\ 4.5 \Rightarrow 4.5 \times 8 = (36)_{10} \Rightarrow 0024H$$

**43. Ans: (b)**

**Sol:**

$$A = 37H = 0011\ 0111$$

$$56H = \underline{0101\ 0110}$$

$$1000\ 1101$$

$$\quad \quad \quad +1 \text{ - carry generated from previous executions}$$

$$\underline{1000\ 1110} = 8EH$$

**44. Ans: (c)**

**Sol:**  $\rightarrow$  flip-flop is used to store 1-bit of information.

$\rightarrow$  Race-around condition occurs in J-K flip-flop when both the inputs are 1.

$\rightarrow$  A transparent latch consists of D type flip-flop.

$\rightarrow$  Master-slave configuration is used to prevent race around condition.

**45. Ans: (c)**

**Sol:** LXI H,4000H - Immediate Addressing mode  
RNZ - Implicit Addressing mode  
XRA B - Register Addressing mode  
LDA 1560H - Direct Addressing mode

**41. Ans: (c)**

**Sol:** Let us take A is loaded is 53H, so when XRA A is executed EXOR operation is performed,

$$\begin{array}{r} 01010011 \\ (+) \underline{01010011} \\ 00000000 \end{array} \quad \begin{array}{l} \text{XRA A} \rightarrow A \oplus A \\ = 0 \end{array}$$

This means result is 00H, CY = 0 and Z = 1

**42. Ans: (a)**

**Sol:** To get the physical address, the contents of segment register are multiplied by 16 i.e., shifted by 4 positions to the left by inserting 4 zero bits and then the offset i.e., contents of pointer register are added to the contents of SS.

$$\text{Physical address} = 40000H + 9F20H$$

$$= 49F20H$$

**46. Ans: (d)**

**Sol:** Conversion time of Successive Approximation ADC is  $nT$

$$T_A = nT_{clk} = 5 \times \frac{1}{10M} = 0.5\mu s$$

$f_s \rightarrow$  Sampling frequency

$f_m \rightarrow$  Input signal frequency

$$f_{s(max)} = \frac{1}{0.5\mu s} = 2MHz$$

$$f_{s(max)} = 2f_{m(max)}$$

$$f_{m(max)} = \frac{f_{s(max)}}{2} = \frac{2MHz}{2} = 1MHz$$



47. Ans: (a)

Sol: Step size  $\Delta = \frac{V_{\max} - V_{\min}}{2^n} = \frac{10V - 0V}{2^{10}}$

maximum possible error

$$= \frac{\Delta}{2} = \frac{10V}{2^{11}} = 0.00488V = 4.88mV$$

48. Ans: (c)


Sol:  $V_0 = -V_R \left( \frac{R_F}{R} \right) (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$

$$V_0 = -8V \left( \frac{10k}{10k} \right) \left( \frac{1}{2} + 0 + \frac{1}{2^3} \right) = -5V$$

49. Ans: (c)

Sol:

A	B	P	Q
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	No Change	



When A = 1, B = 0

$$\Rightarrow P = 0, Q = 1$$

50. Ans: (c)

Sol: EPI is a PI which contains at least one '1' which can't be covered by any other PI is called EPI.

The K map for F(A, B, C, D) is

CD \ AB	00	01	11	10
00	1	0	0	1
01	0	1	x	x
11	x	x	1	0
10	x	1	0	x

EPI  
So, 3 EPI's

51. Ans: (d)

Sol: Base - 6 number of system

The numbers present are

$$0 \rightarrow 000$$

$$1 \rightarrow 001$$

$$2 \rightarrow 010$$

$$3 \rightarrow 101$$

$$4 \rightarrow 110$$

$$5 \rightarrow 111$$

As the code is given to be self complementary, code of 0 & 5 are complementary to each other.

Similarly the code of 1 & 4 are complementary to each other.

$$\therefore \text{Code of 4} = 110$$

52. Ans: (d)

Sol:  $f(A, B, C) = \Sigma m(0, 2, 6, 7)$  in SOP form

$$= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

Its complement =  $\bar{f}(A, B, C)$

$$= \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + A\bar{B}C$$

53. Ans: (b)

Sol: Image frequency,  $f_i = f_s + 2IF$

where IF (intermediate frequency)

$$= 10.7 \text{ MHz}, f_s = 90.6 \text{ MHz}$$

$$f_i = 90.6 + 21.4 = 112 \text{ MHz}$$

54. Ans: (c)

Sol:  $\mu = 1$  given

$$P_t = P_C \left[ 1 + \frac{\mu^2}{2} \right]$$

$$\Rightarrow P_t = \frac{3}{2} P_C = 1.5 P_C$$

55. Ans: (b)

Sol: Bandwidth of FM =  $2(\beta + 1)f_m$

For WBFM  $\beta \gg 1$ . So, Bandwidth  $\approx 2\beta f_m$

$$\beta = \frac{BW}{2f_m}$$

$f_m$  is constant. As transmission bandwidth increases,  $\beta$  also increases proportionally.



Thus if bandwidth is doubled  $\beta$  also gets doubled.

But figure of merit of FM

$$\text{FOM} = \frac{\text{SNR}_{\text{O/P}}}{\text{SNR}_{\text{I/P}}} = \frac{3}{2} \beta^2$$

Thus when  $\beta$  is doubled FOM increases four fold.

**56. Ans: (b)**

**Sol:** An Envelope detector is a diode half wave rectifier followed by an RC-low pass detector. The output of the detector represents the envelope of the incoming high frequency signal. It is used for FSK signals.

Envelope detector is also called as non synchronous detector since local oscillatory circuit is not implemented in detection.

**57. Ans: (d)**

**Sol:** RF amplifier is used to improve the rejection of the image frequency.

**58. Ans: (b)**

**Sol:** Bandwidth

$$\begin{aligned} &= \frac{1}{2} \times \text{sampling rate} \times \text{Number of unit code} \\ &= \frac{1}{2} \times 10k \times 7 \\ &= 35 \text{ kHz} \end{aligned}$$

**59. Ans: (c)**

**Sol:** The use of non-uniform quantizer leads to the increase in SNR for low level signals.

**60. Ans: (b)**

**Sol:**

- The bandwidth of the AM depends on the bandwidth of the modulating system i.e  $B.W = 2f_m$ .
- The bandwidth of the AM cannot depend on the modulation index.
- Practically FM bandwidth depends upon percentage of modulation index.

**61. Ans: (d)**

**Sol:**  $m(t)_{\text{max}} = 1$

$$\begin{aligned} f_i &= f_c + k_f m(t) = 1\text{MHz} + 1\text{kHz} / V \times V \\ &= 1.001 \text{ MHz} \end{aligned}$$

**62. Ans: (d)**

$$\text{Sol: } V_T = \frac{\sqrt{2qN_A \epsilon_s (2\phi_B)}}{C_{\text{OX}}} + 2\phi_B + V_{\text{FB}},$$

$$\text{where } C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}$$

Threshold voltage can be decreased by decreasing the channel dopant concentration and reducing the gate-oxide thickness and decreasing source to body voltage. So, option (d) is correct.

**63. Ans: (d)**

**Sol:** Darlington amplifier: High input impedance & low output impedance

Differential amplifier: CMRR is very high

Cascode amplifier (FET): Low input capacitance but high  $R_{\text{in}}$ .

Common gate amplifier: Low input impedance & high output impedance.

**64. Ans: (c)**

**Sol:** Since, drain and gate are shorted, the MOSFET operates in saturation region

$$\frac{I_{\text{D2}}}{I_{\text{D1}}} = \frac{(V_{\text{GS2}} - V_T)^2}{(V_{\text{GS1}} - V_T)^2} = \frac{(4\text{V} - 1\text{V})^2}{(3\text{V} - 1\text{V})^2}$$

$$\Rightarrow I_{\text{D2}} = \frac{9}{4} I_{\text{D1}} = 9\text{mA}$$

**65. Ans: (b)**

**Sol:** Gallium Arsenide phosphide (GaAsP) is a direct band gap semiconductor and hence is used in LEDs.

**66. Ans: (a)**

**Sol:** (i) Intrinsic semiconductors have negative temperature co-efficient. Therefore conductivity of germanium increases by 6% per °C rise in temperature.

# HEARTY CONGRATULATIONS TO OUR **ESE - 2019** TOP RANKERS

AIR 1 		AIR 1 		AIR 1 		AIR 1 			
KARTIKEYA SINGH EE		RAJAT SONI E&T		MARSHAL BHOSALE ME		ABUZAR GAFFARI CE			
AIR 2 	AIR 2 	AIR 2 	AIR 3 	AIR 3 	AIR 3 	AIR 3 	AIR 4 	AIR 4 	
SHAMBHAWI EE	ANKUSH MANDLA E&T	SAHIL DOYAL ME	ABHISHEK KHANDE EE	ROHIT KUMAR E&T	KUNAL CHANDAN ME	AMARJEET CE	ANKIT TAYAL EE	AMIR KHAN E&T	
AIR 4 	AIR 4 	AIR 5 	AIR 5 	AIR 6 	AIR 6 	AIR 6 	AIR 7 	AIR 7 	AIR 7 
SAURAV ME	AMAN GULIA CE	KUMAR MAYANK EE	BYUSHI DHANDRA CE	RITESH LALWAN EE	PUSHPAK ME	NAIL BHOSLE CE	KARTKEY SINGH EE	RAHUL JAIN E&T	MANISH RAJPUT ME
AIR 8 	AIR 8 	AIR 8 	AIR 9 	AIR 9 	AIR 9 	AIR 9 	AIR 10 	AIR 10 	AIR 10 
KULDEEP KUMAR E&T	HEMANT KUMAR ME	YOGESH KUMAR CE	IJEETA ROY EE	SHIBAN KANUN E&T	S BARAPARA ME	ANKIT KUMAR CE	ANJITA DHARMA EE	SARAF BHUSHINI E&T	SUNIT SHANDE ME

**TOTAL SELECTIONS** in Top 10: **33**  
 (EE: **9**, E&T: **8**, ME: **9**, CE: **7**) and many more...



## DIGITAL CLASSES

for

**ESE** 2020/2021  
 General Studies &  
 Engineering Aptitude

**GATE** 2020/2021  
 Computer Science &  
 Information Technology

Access the Course at

[www.deep-learn.in](http://www.deep-learn.in)



- (ii) The conductivity of silicon increases by 8% per °C rise in temperature.  
 (iii) Metals have positive temperature coefficient, so the resistance of metals increases by 0.4% per °C rise in temperature.

**67. Ans: (b)**

**Sol:** With negative gate to source ( $-V_{GS}$ ) voltage an n-channel JFET operated as an amplifier. So, gate-source junction should be reverse biased.

**68. Ans: (c)**

**Sol:**  $I_{D1} = I_{D2}$   
 $\Rightarrow K_1[V_{GS1} - V_T]^2 = K_2[V_{GS2} - V_T]^2$   
 $\sqrt{\frac{K_1}{K_2}}[V_{GS1} - V_T] = V_{GS2} - V_T$   
 $2[5 - V_o - 1] = V_o - 1$   
 $\Rightarrow 2(4 - V_o) = V_o - 1$   
 $\Rightarrow V_o = 3\text{Volts}$

**69. Ans: (c)**

**Sol:**  $r_o = \frac{1}{\lambda \cdot I_D} = \frac{1}{0.05\text{V}^{-1} \times 1 \times 10^{-3}\text{A}} = 20\text{k}\Omega$

**70. Ans: (b)**

**Sol:** Zener diode is a breakdown diode, it has to be operated in reverse bias to produce breakdown.  
 Solar cell produces current when carriers are generated by solar power so solar cell is forward biased.  
 LED & LASER are light emitting diodes with direct recombination of majority concentration of carrier must be forward biased.  
 Photo diodes must be producing photo conduction possible only in reverse bias.

**71. Ans: (d)**

**Sol:** Beyond Critical Wavelength, photo electric emission can not take place.

**72. Ans: (a)**

**Sol:** In a CE amplifier if the bypass capacitor is open, the unbypassed emitter resistor provides negative feedback and will reduce the voltage gain and increase the input resistance.

**73. Ans: (a)**

**Sol:** Slew Rate (SR) =  $\left. \frac{dV_o}{dt} \right|_{\max}$   
 In ideal Op-Amp Slew Rate is very high.

**74. Ans: (b)**

**Sol:** Master slave JK Flip Flop suffers from ones catching problem. So, statement I is true. Negative Edge Triggered Flip Flop ignores the pulses that occur when clock pulse is high. So, statement II is true. But Statement II is not correct explanation for statement I.

**75. Ans: (d)**

**Sol:** FM has better noise performance than AM. So, statement I is false.  
 In WBFM the number of signal components decided by the modulation index  $\beta$ .  
 As  $\beta$  increases signal strength increases but this is not the case in AM. The drawback is as we increase  $\beta$  in WBFM, the corresponding bandwidth also increases. So, in WBFM always the trade off present between bandwidth and SNR.