



ACE

Engineering Academy

TEST ID: 101

Head Office : Sree Sindhi Guru Sangat Sabha Association, # 4-1-1236/1/A, King Koti, Abids, Hyderabad - 500001.

Ph: 040-23234418, 040-2324419, 040-2324420, 040-24750437

Hyderabad | Kukatpally | Kothapet | Delhi | Bhopal | Patna | Pune | Bhubaneswar | Lucknow | Bengaluru | Chennai | Vijayawada | Vizag | Tirupati | Kolkata | Ahmedabad

ESE- 2020 (Prelims) - Offline Test Series

Test- 1

ELECTRONICS & TELECOMMUNICATION ENGINEERING

SUBJECT: ANALOG ELECTRONICS, DIGITAL ELECTRONICS AND
MICRO-PROCESSORS - SOLUTIONS

01. Ans: (d)

Sol: $V_{rms} = \frac{V_m}{\sqrt{2}}$

$$V_m = \sqrt{2} V_{rms} = 50\sqrt{2} \text{ volts}$$

PIV of diode in centre tapped is $2V_m$

$$PIV = 2 \times 50 \times \sqrt{2}$$

$$= 100\sqrt{2} \text{ volts} = 141.4V$$

02. Ans: (c)

Sol: For +ve cycle, D_1 is forward biased.

C_1 starts charging.

C_1 charges till 1V

For -ve cycle, D_2 is forward biased.

$$V_C = -V_i - (-1) = -(-1) + 1 = 2V.$$

03. Ans: (c)

Sol: $A_1 = \frac{h_{fe}}{\sqrt{1 + (f/f_\beta)^2}}, f_\beta = \frac{1}{2\pi r_\pi (C_\pi + C_\mu)}$

Current gain of BJT drops at high frequency due to junction capacitor.

04. Ans: (a)

Sol: $V_E = 0, V_C = 0.2V$

$$I_C = \frac{10 - 0.2}{2k} = 4.9mA$$

To operate transistor remain in saturation is

$$I_B > \frac{I_C}{\beta}$$

$$\frac{V_i - 0.7 - 2 - 0.7}{5k} > \frac{4.9 \times 10^{-3}}{50}$$

$$(V_i - 3.4) > 0.49$$

$$V_i > 3.89V$$

05. Ans: (c)

Sol: $I_C = 1.3mA$

$$r_e = \frac{V_T}{I_C} = \frac{26mV}{1.3mA} = 20\Omega,$$

$$A_v = -\frac{R_L}{r_e}, R_L = 2k \parallel 2k = 1k\Omega$$

$$A_v = -\frac{1000}{20}$$

$$A_v = -50$$

06. Ans: (c)

Sol: increasing order of input impedance

(1) CB (Common base)

(2) CE (Common emitter)

(3) CC (common collector or emitter follower / Buffer)

(4) Emitter follower using darlington pair

07. Ans: (d)

Sol: $A_v = A_{v1} \cdot A_{v2}$

$$= 200 \times 500 = 10^5$$

$$(A_v)_{dB} = 20 \log_{10} (10^5)$$

$$= 100$$



08. Ans: (a)

Sol: Due to voltage series feedback, input resistance increased by the factor of $(1 + A\beta)$

$$\Rightarrow Z_{IF} = Z_i (1 + A\beta)$$

$$Z_{IF} = 2 \times 10^3 \left(1 + \frac{4}{100} \times 100 \right)$$

$$Z_{IF} = 10k\Omega$$

09. Ans: (c)

Sol: In the circuit shown Voltage sampling (output) & Current mixing (input). So it is a trans resistance Amplifier.


10. Ans: (a)

Sol: : Emitter follower (CC amplifier), (voltage series amplifier)

- : It acts as Buffer amplifier
- : Good impedance matching
- : High input impedance
- : Low output impedance
- : $A_v \simeq 1$
- : A_I (current gain) is high
- : Power gain = current gain

11. Ans: (c)

Sol: $(V_A - V_C)$ of diode is 1V
Diode is ON state



$$I = \frac{-2 - 0.6 + 3}{1100}$$

$$= \frac{0.4}{1100} = 0.36mA$$

$$\Rightarrow V_0 = -0.36mA \times 10^3$$

$$V_0 = -0.36V$$

12. Ans: (d)

Sol: Since base and collector are short circuited the transistor will act as a diode and hence diode equation is used.

$$I_E \approx I_0 e^{V_D/V_T}$$

$$\Rightarrow V_D = V_X = V_T \ln \left(\frac{I_E}{I_0} \right)$$

$$= 26 \times 10^{-3} \ln \left(\frac{3 \times 10^{-3}}{10^{-9}} \right)$$

$$= 26 \times 10^{-3} \ln (3 \times 10^6)$$

$$= 26 \times 10^{-3} [\ln 3 + \ln 10^6]$$

$$= 26 \times 10^{-3} [1.1 + 2.3 \times 6]$$

$$= 26 \times 10^{-3} (14.9)$$

$$V_X = 0.39V$$

13. Ans: (c)

Sol: Gain of Amplifier = $-\frac{R_2}{R_1}$

$$\text{Feedback factor is } \beta = \frac{-L_1}{L_2}$$

Condition for oscillation is $A\beta = 1$

$$\left(-\frac{R_2}{R_1} \right) \left(\frac{-L_1}{L_2} \right) = 1$$

$$\frac{-R_2}{R_1} = \frac{-L_2}{L_1} \Rightarrow \frac{L_1}{R_1} = \frac{L_2}{R_2}$$

14. Ans: (d)

Sol: The disadvantage of a typical MOSFET as compared to BJT is reduced voltage handling levels.

15. Ans: (c)

Sol: In a RC-phase shift oscillator using FET, the condition for sustained oscillations.

$$A_v > -[29 + 23n + 4n^2] \dots \dots \dots (1)$$

$$\text{Where } n = \frac{R_L}{R_i} = \frac{R_D}{R} \dots \dots \dots (2)$$

$$\text{But } A_v = \frac{-\beta R_L}{R_i}$$



$$\Rightarrow \frac{\beta R_L}{R_i} > 29 + 23n + 4n^2 \quad \dots\dots\dots(3)$$

$$\beta n > 29 + 23n + 4n^2 \quad \dots\dots\dots(4)$$

$$\therefore \beta > \frac{29}{n} + 23 + 4n \quad \dots\dots\dots(5)$$

16. Ans: (d)

Sol: The bias stability of an Emitter-Bias Amplifier circuit improves by decreasing the value of R_B and increasing the value of R_E .

17. Ans: (a)

Sol: Wien bridge oscillator generates Audio frequency range oscillations.

Crystal oscillator generates RF frequency range oscillations.

The output impedance of Voltage shunt feedback amplifier is low.

The output impedance of Current shunt feedback amplifier is high.

18. Ans: (b)

Sol: For a rectifier with inductor filter, ripple factor $\gamma \propto R_L$

for 'γ' to be low, load of less resistance should be selected and hence a rectifier with 'L' filter is more suitable for high load current.

→ similarly, for a rectifier with 'C' filter.

$$\gamma \propto \frac{1}{R_L}$$

∴ This filter is suitable for low load currents

→ For LC filter, 'γ' independent of load.

19. Ans: (a)

Sol: $I_{10k} = \frac{20 - 5}{10k} = \frac{15}{10} \text{ mA}$

$V_2 = V_1 = 15V, V_1 = 20 - I_c (1k)$

∴ $I_c = \frac{20 - 15}{1k} = 5\text{mA}$

as β is not given, assume β → ∞

∴ $I_0 = 5\text{mA}$.

20. Ans: (d)

Sol: In an RC coupled amplifier, the external capacitors establish the lower 3-dB frequency and the device junction capacitors are responsible for upper 3-dB frequency.

Case (i): As the amplifier is an RC coupled circuit, the coupling capacitors will establish the lower 3-dB frequency

$$\left(f_L = \frac{1}{2\pi R_i C_B} \text{ or } f_L = \frac{1}{2\pi R_L C_C} \right)$$

Case (ii): If the device junction capacitors are open for the frequency range of input signal, the gain of the amplifier is constant from mid-frequencies to high frequencies.

21. Ans: (a)

Sol: The main difference between BJT and MOSFET is current is quadratic with V_{GS} for MOSFET and exponential with V_{BE} for BJT.

In MOSFET,


$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_{TH})]^2$$

In BJT, $I_C = I_0 [e^{V_{BE}/\eta V_T} - 1]$

22. Ans: (b)

Sol: $C_{in} = C_F [1 + A]$

Calculation of A



$$\frac{V_2}{V_1} = -A = -g_m r_o$$

∴ $A = g_m r_o$

$C_{in} = C_F [1 + g_m r_o]$

SSC-JE (Paper-II) MAINS 2018

OFFLINE TEST SERIES

Streams: Civil | Electrical | Mechanical

FULL LENGTH MOCK TEST-1

Exam Date: **01.12.2019**

Exam Timing: **6:00 pm to 8:00 pm**

FULL LENGTH MOCK TEST-2

Exam Date: **15.12.2019**

Exam Timing: **6:00 pm to 8:00 pm**

- ✓ All tests will be conducted in **Question Paper Booklet** format.
- ✓ Test Series will be conducted at all our centres.

Hyderabad | Delhi | Pune | Bhubaneswar | Bengaluru | Chennai | Vijayawada | Vizag | Tirupathi | Kukatpally | Kolkata | Ahmedabad

☎ 040 - 48539866 / 040 - 40136222 ✉ testseries@aceenggacademy.com

ISRO ONLINE TEST SERIES

No. of Tests : 15

Subject Wise Tests : 12 | Mock Tests : 3

Indian Space Research Organisation (ISRO)
Recruitment of Scientist/Engineer 'SC'

ELECTRONICS | MECHANICAL | COMPUTER SCIENCE

✓ Starts from **5th November 2019**

All tests will be available till **12-01-2020.**


☎ 040 - 48539866 / 040 - 40136222 ✉ testseries@aceenggacademy.com





23. Ans: (a)

Sol: Ac equivalent



$$\tau = R_S C_{in}$$

$$\omega_p[\text{pole frequency}] = \frac{1}{\tau}$$

$$\therefore \omega_p = \frac{1}{R_S C_{in}}$$

24. Ans: (b)


Sol: Hysteresis in a comparator makes immune to false triggering caused by noisy input signal.

25. Ans: (d)

Sol: Given circuit acts as integrator circuit for given condition. If square wave is applied to integrator, it produces triangular waveform.

26. Ans: (d)

Sol:






D_2 is always RB

$V_{in} > 6V$ (D_1 FB)

27. Ans: (c)

Sol:



28. Ans: (b)

Sol: A_v in dB = $20 \log_{10} A_v = 80$ dB

$$\Rightarrow A_v = 10^4$$

Bandwidth $f_H = 30$ Hz

$$\begin{aligned} \text{Gain-Bandwidth product} &= 10^4 \times 30 \text{ Hz} \\ &= 300 \text{ kHz} \end{aligned}$$

29. Ans: (a)

Sol: For start input $\rightarrow J = 1, K = 0 \rightarrow$ Then Q becomes 1



CLK	Counter Output	J	K	Q
0	000(0)	1	0	1
1	001(0)	0	0	1
2	010(0)	0	0	1
3	011(0)	0	0	1
4	100(0)	0	0	1
5	101(0)	0	0	1
6	110(0)	0	0	1
7	111(1)	0	1	1
8	-	-	-	0

K Input becomes 1 after 7th clock pulse

$$[\because Q_2 Q_1 Q_0 = 111]$$

Thus output is cleared i.e., Q is 0 after 8th clock pulse

$$\text{width of pulse} = 8T = \frac{8}{f} = \frac{8}{5\text{MHz}} = 1.6\mu\text{s}$$

30. Ans: (a)

Sol: Given 2 numbers 1011 and 0110
1011 is in 2's complement form. Its decimal representation is $(-5)_{10}$
0110 is in true binary form. Its decimal representation is $(6)_{10}$
Its addition results $(+1)_{10} = (0001)_2$


31. Ans: (b)

Sol: ALE (Address Latch Enable) signal is used for differentiating AD_7 to AD_0 multiplexed data, whether it is address or data.

32. Ans: (b)

Sol: $D_A = \overline{Q_A} \cdot \overline{Q_B}$, $D_B = Q_A$, $D_C = Q_B$


D_A	D_B	D_C	Q_A	Q_B	Q_C
0	0	0	0	0	0
1	0	0	1	0	0
0	1	1	0	1	1
0	0	0	0	0	0



So, it is a Divide by 3 circuit, with 50% Duty cycle.

33. Ans: (a)

Sol:



$$F(A,B,C) = \sum m(0,2,3,6) + d(4,5)$$

		BC			
A		00	01	11	10
0	1	0	1	1	
1	X	X	0	1	

$$F = \overline{C} + \overline{A}B$$

$$F = \overline{\overline{C} \cdot \overline{\overline{A}B}}$$

So, 2 number of two input NAND gates are required.

34. Ans: (b)

Sol: The open collector output of TTL gates can be tied directly together which results the Logical AND.

TEST YOUR PREP

IN A REAL TEST ENVIRONMENT

Pre **GATE - 2020**

Date of Exam : **18th January 2020**
Last Date to Apply : **31st December 2019**

Highlights:

- ◆ Get real-time experience of **GATE-20** test pattern and environment.
- ◆ Virtual calculator will be enabled.
- ◆ Post exam learning analytics and All India Rank will be provided.
- ◆ Post **GATE** guidance sessions by experts.
- ◆ Encouraging awards for **GATE-20** toppers.

PAN INDIA
PRESENCE AVAILABLE IN MORE THAN

30
CITIES

SSC-JE (Paper-I)

Online Test Series

Staff Selection Commission - Junior Engineer

No. of Tests : 20

Subject Wise Tests : 16 | Mock Tests - 4

Civil | Electrical | Mechanical

AVAILABLE NOW

All tests will be available till **SSC 2019 Examination**



35. Ans: (a)


Sol: Given $D_A = X.B$

$$D_B = \bar{A}$$

P.S		Input	FF	Inputs	N.S		Output
A	B	X	D_A	D_B	A	B	Y
0	0	0	0	1	0	1	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	1
1	1	1	1	0	1	0	1

The value of X at -ve edges of all clock pulses are 1, 1, 0, 1, 0, 0, 0


Thus the state transitions are



Number of times output is high equals to 1.

36. Ans: (c)

Sol:



$$\Rightarrow V_{OH} > V_{IH} > V_{IL} > V_{OL}$$

37. Ans: (d)


Sol: Saturated logic - RTL, DCTL, IIL, DTL, HTL, TTL

Non-Saturated logic - Schottky TTL, ECL



38. Ans: (c)

Sol:




$t_p \leq 15$ ns to avoid Race around condition ($t_p < t_{FF} < T$)
i.e., t_p , max = 15 ns which is equal to 3 inverters propagation delay

$$3 t_{pi} = 15\text{ns}$$

$$t_{pi} = 5\text{ns}$$

39. Ans: (d)

Sol:



Initially when test input is low output is high (assume identical non zero delay)

When test becomes high:-

$x =$ high, y remains high till the 3 NOT gate combination, make the input logic low. So, Output goes to low. After some delay Y becomes logic low. Then output becomes high.

So, output switches from high to low to high and remains high.

Option (d) is correct.

40. Ans: (d)

Sol: From state diagram x-FF Truth table is

x	Q(t + 1)	⇒	x	Q(t)	Q(t + 1)
0	$\overline{Q(t)}$		0	0	1
1	Q(t)		0	1	0
			1	0	0
			1	1	1

$$\text{i.e., } Q(t+1) = x \oplus Q(t)$$

41. Ans: (b)

Sol:

BC	00	01	11	10
A				
0	1			1
1	1	1	1	1

(OR) $A + \overline{C}$

BC	00	01	11	10
A				
0		0	0	
1				

$A + \overline{C}$

42. Ans: (a)

Sol: Delay of a k-bit Carry-Lookahead Adder

$$T_{\text{lookahead-adder}} = 4 \lceil \log_4 k \rceil$$

k	$T_{\text{lookahead-adder}}$
4	4
16	8
32	12
64	12
128	16
256	16



Delay in Carry Look Adder

$$T_{CLK} = 4 \log_4 K$$

$$T_{CLK} = 4 \log_4 128$$

$$= 16$$

43. Ans: (c)


Sol: Let us assume two numbers as 1011 and 111, then its multiplication is

$$\begin{array}{r} 1011 \\ \times 111 \\ \hline 1011 \\ 1011 \\ 1011 \\ \hline 1001101 \end{array}$$

So, we require two number of 4-bit binary adders.

44. Ans: (b)

Sol:



$$F = A.B(\overline{A + BC})$$

$$F = AB\overline{C}$$

45. Ans: (a)

Sol: $F = (\overline{A}\overline{D} + B\overline{D})(A + B + D)$

$$F = \overline{A}B\overline{D} + AB\overline{D} + B\overline{D}$$

$$= B\overline{D}[\overline{A} + A + 1]$$

$$F = B\overline{D}$$

46. Ans: (a)

Sol: $J_A = BC$, $K_A = \overline{B}$, $J_C = K_C = \overline{A}$ and B
Toggles when C changes from 1 to 0

PS			FF		Inputs		NS		
A	B	C	J_A	K_A	J_C	K_C	A	B	C
1	0	1	0	1	0	0	0	0	1

47. Ans: (d)

Sol: $V_{FS} = 5V$

$$\text{Resolution} = \frac{V_{FS}}{2^n - 1} = \frac{5V}{2^{10} - 1} = 0.00488V$$

$$= 4.88mV$$

48. Ans: (c)

Sol: $RST\ n \Rightarrow n \times 8 \Rightarrow (n \times 8)_{10} \Rightarrow XXXXH$
 $RST\ 4.5 \Rightarrow 4.5 \times 8 = (36)_{10} \Rightarrow 0024H$

49. Ans: (c)

Sol: Let us take A is loaded is 53H, so when XRA A is executed EXOR operation is performed,

$$\begin{array}{r} 01010011 \\ (+) 01010011 \\ \hline 00000000 \end{array} \quad \begin{array}{l} XRA\ A \rightarrow A \oplus A \\ = 0 \end{array}$$

This means result is 00H, CY = 0 and Z = 1

50. Ans: (b)

Sol: DCTL gates suffer from a difficulty called current-hogging and it can be eliminated by RTL gates.

51. Ans: (a)

Sol: To get the physical address, the contents of segment register are multiplied by 16 i.e., shifted by 4 positions to the left by inserting 4 zero bits and then the offset i.e., contents of pointer register are added to the contents of SS.

$$\text{Physical address} = 40000H + 9F20H$$

$$= 49F20H$$

52. Ans: (a)

Sol: In DRAM the bit is stored as a charge in capacitor, and it is made up of MOS transistors. Each memory cell requires two transistors.

53. Ans: (b)

Sol:

$$\begin{array}{r} A = 37H = 0011\ 0111 \\ 56H = 0101\ 0110 \\ \hline 1000\ 1101 \\ \quad \quad \quad +1 \text{ - carry generated from previous executions} \\ \hline 1000\ 1110 = 8EH \end{array}$$

HEARTY CONGRATULATIONS TO OUR **ESE - 2019** TOP RANKERS

AIR 1 		AIR 1 		AIR 1 		AIR 1 			
KARTIKEYA SINGH EE		RAJAT SONI E&T		MARSHAL BHOSALE ME		ABUZAR GAFFARI CE			
AIR 2 	AIR 2 	AIR 2 	AIR 3 	AIR 3 	AIR 3 	AIR 3 	AIR 4 	AIR 4 	
SHAMBHAWI EE	ANKUSH MANDLA E&T	SAHIL DOYAL ME	ABHISHEK KHANDE EE	ROHIT KUMAR E&T	KUNAL CHANDAN ME	AMARJEET CE	ANKIT TAYAL EE	AMIR KHAN E&T	
AIR 4 	AIR 4 	AIR 5 	AIR 5 	AIR 6 	AIR 6 	AIR 6 	AIR 7 	AIR 7 	AIR 7 
SAURAV ME	AMAN GULIA CE	KUMAR MANSUKH EE	BYUSHI DHANDRA CE	RITESH LALWAN EE	PUSHPAK ME	NAIL BHOSLE CE	KARTKEY SINGH EE	RAHUL JAIN E&T	MANISH RAJPUT ME
AIR 8 	AIR 8 	AIR 8 	AIR 9 	AIR 9 	AIR 9 	AIR 9 	AIR 10 	AIR 10 	AIR 10 
KULDEEP KUMAR E&T	HEMANT KUMAR ME	YOGESH KUMAR CE	JEEPIKA ROY EE	SHIBAN KARAN E&T	S BARAPARA ME	ANKIT KUMAR CE	ANJITA DHARMA EE	SARAF BHUSINA E&T	SUNIT SHANDE ME

TOTAL SELECTIONS in Top 10: **33**
 (EE: **9**, E&T: **8**, ME: **9**, CE: **7**) and many more...



DIGITAL CLASSES

for

ESE 2020/2021
 General Studies &
 Engineering Aptitude

GATE 2020/2021
 Computer Science &
 Information Technology

Access the Course at

www.deep-learn.in



54. Ans: (c)

Sol: → flip-flop is used to store 1-bit of information.
→ Race-around condition occurs in J-K flip-flop when both the inputs are 1
→ A transparent latch consists of D type flip-flop.
→ Master-slave configuration is used to prevent race around condition.

55. Ans: (c)

Sol: LXI H,4000H - Immediate Addressing mode
RNZ - Implicit Addressing mode
XRA B - Register Addressing mode
LDA 1560H - Direct Addressing mode

56. Ans: (d)

Sol: Conversion time of Successive Approximation ADC is nT

$$T_A = nT_{clk} = 5 \times \frac{1}{10M} = 0.5\mu s$$

f_s → Sampling frequency

f_m → Input signal frequency

$$f_{s(max)} = \frac{1}{0.5\mu s} = 2MHz$$

$$f_{s(max)} = 2f_{m(max)}$$

$$f_{m(max)} = \frac{f_{s(max)}}{2} = \frac{2MHz}{2} = 1MHz$$

57. Ans: (a)

Sol: Step size $\Delta = \frac{V_{max} - V_{min}}{2^n} = \frac{10V - 0V}{2^{10}}$

maximum possible error

$$= \frac{\Delta}{2} = \frac{10V}{2^{11}} = 0.00488V = 4.88mV$$

58. Ans: (c)


Sol: $V_0 = -V_R \left(\frac{R_F}{R} \right) (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$

$$V_0 = -8V \left(\frac{10k}{10k} \right) \left(\frac{1}{2} + 0 + \frac{1}{2^3} \right) = -5V$$

59. Ans: (c)

Sol:

A	B	P	Q
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	No Change	



When A = 1, B = 0

$$\Rightarrow P = 0, Q = 1$$

60. Ans: (c)

Sol: EPI is a PI which contains at least one '1' which can't be covered by any other PI is called EPI.

The K map for F(A, B, C, D) is

AB \ CD	CD			
	00	01	11	10
00	1	0	0	1
01	0	1	×	×
11	×	×	1	0
10	×	1	0	×

Arrows point to the 1s in the corners (00,10) and (11,11) labeled as EPI, and the 1s in the middle row (01,01) and (10,10) labeled as EPI.

So, 3 EPI's

61. Ans: (d)

Sol: Base - 6 number of system
The numbers present are



- 0 → 000
- 1 → 001
- 2 → 010
- 3 → 101
- 4 → 110
- 5 → 111

As the code is given to be self complementary, code of 0 & 5 are complementary to each other. Similarly the code of 1 & 4 are complementary to each other.
∴ Code of 4 = 110

62. Ans: (b)

Sol: Racing means output is toggling more than once (i.e. minimum twice) in a ON time of clock.

Race around condition occurs if,
pulse width (Δt) > propagation delay of Flip-Flop (t_p)

63. Ans: (b)

Sol: MOV AL, 72H : Gets 1st number 72H in AL
ADD AL, 78H : Add 2nd number 78H with 72H in AL
ADC AH, 00H : Put the carry in AH
SAR AX, 1 : Divide sum by 2 (shifting operation)
MOV [3000H], AL : Copy AL content in location 3000H
HLT : Stop

64. Ans: (b)

Sol: In microcontroller, Port 1 does not have any secondary function.

65. Ans: (b)

Sol: The instruction code 'ACALL' contains '11' bit address and required '2K' program memory space

66. Ans: (d)

Sol: Multimedia system is one of the example for 'firmware real time' embedded system.

67. Ans: (b)

Sol: (A) CAN is used in Automobiles with centrally controlled switch
(B) I2C is used for communication between multiple IC's
(C) USB is used in communication between CPU and devices like mouse


68. Ans: (d)

Sol: $f(A, B, C) = \sum m(0, 2, 6, 7)$ in SOP form
 $= \overline{A} \overline{B} \overline{C} + \overline{A} B \overline{C} + A B \overline{C} + A B C$
Its complement = $\overline{f}(A, B, C)$
 $= \overline{A} \overline{B} C + \overline{A} B C + A \overline{B} \overline{C} + A B C$

69. Ans: (d)

Sol: Truth table of NAND latch

A	\overline{Q}	D
0	0	Invalid
0	1	1
1	0	0
1	1	No Change





70. Ans: (a)

Sol: In a CE amplifier if the bypass capacitor is open, the unbypassed emitter resistor provides negative feedback and will reduce the voltage gain and increase the input resistance.

71. Ans: (a)

Sol: Slew Rate (SR) = $\left. \frac{dV_0}{dt} \right|_{\max}$

In ideal Op-Amp Slew Rate is Very high.

72. Ans: (b)

Sol: Master slave JK Flip Flop suffers from ones catching problem. So, statement I is true.

Negative Edge Triggered Flip Flop ignores the pulses that occur when clock pulse is high. So, statement II is true. But Statement II is not correct explanation for statement I.

73. Ans: (b)

Sol: In static RAM, flip-flop holds each bit of memory, it takes 4-6 transistors with wiring, but never has to be refreshed. This makes SRAM faster than DRAM's. So statement I is true

Static RAM's are built using either MOS Technology or Bipolar Technology. So statement II is true

But statement II is not correct explanation for statement I.

74. Ans: (a)

Sol: Schottky barrier diodes are used as clamp diode in transistor circuit to speedup the operation when it acts as switch.

75. Ans: (a)

Sol: In ECL, saturation not occurs, hence propagation delay is reduced.

So, Both Statement I and Statement II are individually true and Statement II is the correct explanation of Statement I.