




ESE | GATE | PSUs



**ELECTRONICS &
TELECOMMUNICATION
ENGINEERING**

DIGITAL CIRCUITS & MICROPROCESSORS

Text Book : Theory with worked out Examples
and Practice Questions

Chapter 1

Number Systems

(Solutions for Text Book Practice Questions)

Objective Practice Solutions

01. Ans: (d)

Sol: $135_x + 144_x = 323_x$
 $(1 \times x^2 + 3 \times x^1 + 5 \times x^0) + (1 \times x^2 + 4 \times x^1 + 4 \times x^0)$
 $= 3x^2 + 2x^1 + 3x^0$
 $\Rightarrow x^2 + 3x + 5 + x^2 + 4x + 4 = 3x^2 + 2x + 3$
 $x^2 - 5x - 6 = 0$
 $(x-6)(x+1) = 0$ (Base cannot be negative)
Hence $x = 6$.

(OR)

As per the given number x must be greater than 5. Let consider $x = 6$

$$(135)_6 = (59)_{10}$$

$$(144)_6 = (64)_{10}$$

$$(323)_6 = (123)_{10}$$

$$(59)_{10} + (64)_{10} = (123)_{10}$$

So that $x = 6$

02. Ans: (a)

Sol: 8-bit representation of

$$+127_{10} = 01111111_{(2)}$$

1's complement representation of

$$-127 = 10000000.$$

2's complement representation of

$$-127 = 10000001.$$

No. of 1's in 2's complement of

$$-127 = m = 2$$

No. of 1's in 1's complement of

$$-127 = n = 1$$

$$\therefore m : n = 2 : 1$$

03. Ans: (c)

Sol: In 2's complement representation the sign bit can be extended towards left any number of times without changing the value. In given number the sign bit is 'X₃', hence it can be extended left any number of times.

04. Ans: (c)

Sol: Binary representation of $+(539)_{10}$:

2	539	
2	269	-1
2	134	-1
2	67	-0
2	33	-1
2	16	-1
2	8	-0
2	4	-0
2	2	-0
1	-0	

$$(+539)_{10} = (10000\ 11\ 0\ 11)_2 = (00100\ 0011011)_2$$

$$2's\ complement \rightarrow 110111100101$$

$$Hexadecimal\ equivalent \rightarrow (DE5)_H$$

05. Ans: 5

Sol: Symbols used in this equation are 0,1,2,3 Hence base or radix can be 4 or higher

$$(312)_x = (20)_x (13.1)_x$$

$$3x^2 + 1x^1 + 2x^0 = (2x^1 + 0)(x + 3x^0 + x^{-1})$$

$$3x^2 + x + 2 = (2x) \left(x + 3 + \frac{1}{x} \right)$$

$$3x^2 + x + 2 = 2x^2 + 6x + 2$$

$$x^2 - 5x = 0$$

$$x(x - 5) = 0$$

$$x = 0(\text{or}) x = 5$$

x must be $x > 3$, So $x = 5$

06. Ans: 3**Sol:** $123_5 = x8_y$

$$1 \times 5^2 + 2 \times 5^1 + 3 \times 5^0 = x.y^1 + 8 \times y^0$$

$$25 + 10 + 3 = xy + 8$$

$$\therefore xy = 30$$

Possible solutions:

i. $x = 1, y = 30$

ii. $x = 2, y = 15$

iii. $x = 3, y = 10$

 \therefore 3 possible solutions exists.
07. Ans: 1**Sol:** The range (or) distinct values

For 2's complement $\Rightarrow -(2^{n-1})$ to $+(2^{n-1}-1)$

For sign magnitude

$$\Rightarrow -(2^{n-1}-1)$$
 to $+(2^{n-1}-1)$

Let $n = 2 \Rightarrow$ in 2's complement

$$-(2^{2-1})$$
 to $+(2^{2-1}-1)$

$$-2$$
 to $+1 \Rightarrow -2, -1, 0, +1 \Rightarrow X = 4$

 $n = 2$ in sign magnitude $\Rightarrow -1$ to $+1 \Rightarrow Y = 3$

$$X - Y = 1$$

08. Ans: (c)

Sol: (a) $(68)_{16} = (\underbrace{001}_{1} \underbrace{101}_{5} \underbrace{000}_{0})_2$
 $= (1 \ 5 \ 0)_8$

(b) $(8C)_{16} = (\underbrace{010}_{2} \underbrace{001}_{1} \underbrace{100}_{4})_2$
 $= (2 \ 1 \ 4)_8$

(c) $(4F)_{16} = (\underbrace{001}_{1} \underbrace{001}_{1} \underbrace{111}_{7})_2$
 $= (1 \ 1 \ 7)_8$

(d) $(5D)_{16} = (\underbrace{001}_{1} \underbrace{011}_{3} \underbrace{101}_{5})_2$
 $= (1 \ 3 \ 5)_8$

09. Ans: (b)

Sol: A. $\begin{matrix} 7 & 5 \\ \downarrow & \downarrow \\ (111 & 101) \end{matrix}$

B. $\begin{matrix} 6 & 5 \\ \downarrow & \downarrow \\ (110 & 101) \end{matrix}$

C. $\begin{matrix} 3 & 7 \\ \downarrow & \downarrow \\ (011 & 111) \end{matrix}$

D. $\begin{matrix} 2 & 6 \\ \downarrow & \downarrow \\ (010 & 110) \end{matrix}$

10. Ans: (a)
Sol: 2's complement arithmetic is preferred in digital computers because it is efficient and one representation for zero.
11. Ans: (a)**Sol:** $(11X1Y)_8 = (12C9)_{16}$

$$8^4 + 8^3 + 8^2X + 8 + Y$$

$$= 16^3 + (2 \times 16^2) + (12 \times 16) + 9$$

$$4096 + 512 + 64X + 8 + Y$$

$$= 4096 + 512 + 192 + 9$$

$$\therefore 4616 + 64X + Y = 4809$$

$$64X + Y = 193$$

By verification option (a) is correct.

12. Ans: (d)**Sol:** 2's comp no:

a_3	a_2	a_1	a_0
-------	-------	-------	-------

2's comp no. using 6 bits

$$\rightarrow \boxed{a_3 \ a_3 \ a_3 \ a_2 \ a_1 \ a_0}$$

(2's comp no) $\times 2 + 1$

$$\rightarrow \boxed{a_3 \ a_3 \ a_2 \ a_1 \ a_0 \ 1}$$

Conventional Practice Solutions

01.

Sol:

$$\begin{aligned}
 1) \quad & 110.01 + 1.011 \\
 & = 110.010 \\
 & \quad \underline{1.011} \\
 & \quad 111.101 \\
 & = 111.101
 \end{aligned}$$

$$\begin{aligned}
 2) \quad & (11101.01)_2 \\
 & = (1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0) \\
 & \quad + (0 \times 2^{-1}) + (1 \times 2^{-2}) \\
 & = 16 + 8 + 4 + 1 + 0.25 \\
 & = (29.25)_{10}
 \end{aligned}$$

$$\begin{aligned}
 3) \quad & 11100.101 - 101.01 \\
 & \quad 11100.101 \\
 & \quad \underline{11010.110} \text{ (2's complement of } 101.01 \text{ is)} \\
 & \quad 10111.011
 \end{aligned}$$

$$\begin{aligned}
 4) \quad & \text{Convert } (111000)_2 \text{ to octal} \\
 & = \underline{111} \underline{000} \\
 & = (70)_8
 \end{aligned}$$

02.

Sol: First convert Hexadecimal to binary and then binary to octal number

$$\begin{aligned}
 (A5F1)_{16} &= (\underbrace{1010}_{A} \underbrace{0101}_{5} \underbrace{1111}_{F} \underbrace{0001}_{1})_2 \\
 &= (\underbrace{001}_{1} \underbrace{010}_{2} \underbrace{010}_{2} \underbrace{111}_{7} \underbrace{110}_{6} \underbrace{001}_{1})_2 \\
 &= (1 \ 2 \ 2 \ 7 \ 6 \ 1)_8
 \end{aligned}$$

03.

Sol:

$$\begin{aligned}
 \text{i) } (1A53)_{16} &= (1 \times 16^3) + (10 \times 16^2) \\
 & \quad + (5 \times 16) + (3 \times 16^0) \\
 & = 4096 + 2560 + 80 + 3 \\
 & = (6739)_{10}
 \end{aligned}$$

$$\begin{aligned}
 \text{ii) } (93)_{16} &= (147)_{10}, (DE)_{16} = (222)_{10} \\
 (93)_{16} + (DE)_{16} &= 147 + 222 = (369)_{10} \\
 & = (171)_{16}
 \end{aligned}$$

$$\begin{aligned}
 \text{iii) } (11010)_2 \\
 & = 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2 + 0 \times 2^0 \\
 & = 16 + 8 + 0 + 2 + 0 = 26
 \end{aligned}$$

Chapter 2 Logic Gates & Boolean Algebra

Objective Practice Solutions

01. Ans: (c)

Sol: Given 2's complement numbers of sign bits are x & y. z is the sign bit obtained by adding above two numbers. ∴ Overflow is indicated by $= \bar{x}\bar{y}z + x y \bar{z}$

Examples

- A = +7 0111
B = +7 0111
14 1110 $\Rightarrow \bar{x}\bar{y}z$
- A = +7 0111
B = +5 0101
12 1100 $\Rightarrow \bar{x}\bar{y}z$
- A = -7 1001
B = -7 1001
-14 10010 $\Rightarrow x y \bar{z}$
- A = -7 1001
B = -5 1011
-12 10100 $\Rightarrow x y \bar{z}$

02. Ans: (b)

Sol: Truth table of XOR

A	B	o/p
0	0	0
0	1	1
1	0	1
1	1	0

Stage 1:

Given one i/p = 1 Always.

1	X	o/p	
1	0	1	= \bar{X}
1	1	0	= X

For First XOR gate o/p = \bar{X}

Stage 2:

\bar{X}	X	o/p
0	1	1
1	0	1

For second XOR gate o/p = 1.


Similarly for third XOR gate o/p = \bar{X} & for fourth o/p = 1

For Even number of XOR gates o/p = 1

For 20 XOR gates cascaded o/p = 1.

03. Ans: (b)


Sol:



Number of min terms = 20

04. Ans: (c)

Sol:





$$x = f_1 f_2$$

$$f_4 = f_1 f_2 + f_3$$

$$f_2 = \sum m(6, 8)$$

05. Ans: (d)





06. Ans: (c)

Sol: $\overline{x_1} \oplus \overline{x_3} = \overline{x_1 x_3} + x_1 \overline{x_3} = y$
 $\overline{x_2} \oplus \overline{x_4} = \overline{x_2 x_4} + x_2 \overline{x_4} = z$
 $(\overline{x_1} \oplus \overline{x_3}) \oplus (\overline{x_2} \oplus \overline{x_4})$
 $= y \oplus z = 0$, when $y = z$
 \therefore option (c) is true


For all cases option A, B, D not satisfy.

07. Ans: (b)

Sol: $M(a,b,c) = ab + bc + ca$
 $\overline{M(a,b,c)} = \overline{ab + bc + ca} = \overline{ab} \overline{bc} + \overline{ab} \overline{ca} + \overline{bc} \overline{ca}$
 $M(a, b, \overline{c}) = ab + b\overline{c} + \overline{c}a$
 $M(\overline{M(a,b,c)}, M(a,b,\overline{c}), c)$
 $= (\overline{ab} + \overline{bc} + \overline{ca})(ab + bc + ca)$
 $+ (ab + \overline{bc} + \overline{ca})c + (\overline{bc} + \overline{ab} + \overline{ca})c$
 $= (\overline{bc} + \overline{ab} + \overline{ca})(ab + bc + ca)$
 $+ (\overline{bc} + \overline{ab} + \overline{ca})(c) + abc$
 $= \overline{ab} \overline{c} + \overline{ab} \overline{c} + abc + \overline{ab} \overline{c}$
 $= \overline{c}[\overline{ab} + \overline{ab}] + c[ab + \overline{ab}]$
 $= \sum m(1,2,4,7)$
 $\therefore M(x,y,z) = a \oplus b \oplus c$
 Where $x = \overline{M(a,b,c)}$, $y = M(a,b,\overline{c})$, $z = c$

08. Ans: 40

Sol:



\therefore Z is 1 for 40 nsec

09. Ans: (c)

Sol: Logic gates $\overline{X} + Y = \overline{X \overline{Y}} = \overline{X Y_1}$

Where $Y_1 = \overline{Y}$

It is a NAND gate and thus the gate is 'Universal gate'.

10. Ans: (d)

Sol: A. $X = \overline{A + B} = \overline{AB}$
 B. $X = A + B$
 C. $X = \overline{\overline{A + B}} = AB$
 D. $X = \overline{\overline{A} \overline{B}} = A + B$

11. Ans: (a)

Sol: XOR gate is not a universal gate, because it is not possible to realize any Boolean function using only XOR gates.

12. Ans: (b)

Sol: (A) $A \oplus B = 0$ only when $A = B$
 (B) $\overline{A + B} = \overline{A} \overline{B} = 0$ only when $A = 1$ and $B = 1$
 (C) $\overline{A} \overline{B} = 0$ only when $A = 1$ and $B = 0$
 (D) $A \oplus B = 1$ only when $A \neq B$

13. Ans: (b)
Sol: (A) $ab + bc + ca + abc$

$$bc(1 + a) + ca + ab$$

$$bc + ca + ab$$

$$\text{Inverse function } \overline{(ab + bc + ca)}$$

$$= \bar{a}\bar{b} + \bar{b}\bar{c} + \bar{c}\bar{a}$$

(B) $ab + \bar{a}\bar{b} + \bar{c}$

$$\text{Inverse function} = \overline{ab + \bar{a}\bar{b} + \bar{c}}$$

$$= (\bar{a} + \bar{b})(a + b)c$$

$$= (\bar{a}b + a\bar{b})c$$

$$= (a \oplus b)c$$

(C) $(a+bc)$

$$\text{Inverse function} = \overline{a + bc}$$

$$= \bar{a}(\bar{b} + \bar{c})$$

(D) $(\bar{a} + \bar{b} + \bar{c})(a + \bar{b} + \bar{c})(\bar{a} + \bar{b} + c)$

Inverse function

$$\overline{(\bar{a} + \bar{b} + \bar{c})(a + \bar{b} + \bar{c})(\bar{a} + \bar{b} + c)}$$

$$= abc + \bar{a}bc + ab\bar{c}$$

14. Ans: (c)
Sol: AND gate : Boolean multiplication

OR gate : Boolean addition

NOT gate : Boolean complementation

15. Ans: (a)
Sol: When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.

When all inputs of a NAND-gate are at logic '0' level, the output is at logic '1' level.

Both statements are true and statement-II is the correct explanation of statement-I.

16. Ans: (c)
Sol: A NAND gate represents a universal logic family.

Only two NAND gates are sufficient to accomplish any of the basic gates.

Statement-I is true but statement-II is false.

Conventional Practice Solutions

01.

Sol: The given don't care & expression can be realized as follows:

		A = 0				A = 1			
		BC				BC			
DE		00	01	11	10	00	01	11	10
00									
01				1	1	1	x		
11				1	1	x	1		
10		1	1					x	1

The required don't care combination is
 $= ABC\bar{D}E + AB\bar{C}DE + A\bar{B}CDE$

02.

Sol:

Using K - map

$$f(A, B, C, D) = \sum m(1, 2, 3, 4, 7, 9, 10, 12)$$

		CD			
		00	01	11	10
AB	00		1	1	1
	01	1		1	
	11	1			
	10		1		1

$$f(A, B, C, D) = \bar{B}\bar{C}\bar{D} + \bar{A}CD + \bar{B}\bar{C}D + \bar{B}C\bar{D}$$

Using the K-map, the minimal form of the given minterms is found.


This function can be implemented using seven number of 3 input NAND gates.

$$f = \bar{B}\bar{C}\bar{D} + \bar{A}CD + \bar{B}\bar{C}D + \bar{B}C\bar{D}$$

$$f = \overline{\overline{\bar{B}\bar{C}\bar{D} + \bar{A}CD + \bar{B}\bar{C}D + \bar{B}C\bar{D}}}$$


(∴ using De-Morgan's theorem)

The circuitry for above minimal expression using NAND gates as follows. Let us assume that variables are available in complement form also.



03.

Sol:



$$f = \bar{W} + \bar{X}\bar{W} + \bar{X}YZ$$

$$= \bar{W}[1 + \bar{X}] + \bar{X}YZ$$

$$f = \bar{W} + \bar{X}YZ$$

Thus from expression for the output f, WE can conclude that gate no.(2) is redundant and even if the gate is removed from the circuit the output expression is

$$f = \bar{W} + \bar{X}YZ$$


Chapter 3

K - Maps

Objective Practice Solutions

01. Ans: (b)


Sol:



$$f = \bar{x}z + x\bar{z}$$

02. Ans: (b)


Sol:




$$f = \bar{b}\bar{d} + \bar{b}\bar{c}$$

03.

Sol:



$$= y(x+w)$$



$$= xy + yw$$

$$\text{SOP: } xy + yw$$

$$\text{POS: } y(x + w)$$

04. Ans: (a)

Sol: For n-variable Boolean expression,


Maximum number of minterms = 2^n

Maximum number of implicants = 2^n

Maximum number of prime implicants = $\frac{2^n}{2}$
 $= 2^{n-1}$

05. Ans: (c)

Sol:



$$F(A, B, C) = \bar{A}\bar{C} + BC$$

06. Ans: 1


Sol: After minimization = $(\overline{A + B + C + D})$

$$= ABCD$$

\therefore only one minterm.

07. Ans: 3


Sol: $\bar{w}\bar{z} + \bar{w}xy + \bar{x}y\bar{z}$



∴ Total number of prime implicants of the function 'f' is 3.

08. Ans: (c)


Sol: Given K-map is



$$\text{Output} = \bar{X}_2 \bar{X}_4 + X_1 \bar{X}_3 + X_2 X_4$$

09. Ans: (a)

Sol:




The minimal form is

$$F = \bar{x} + y + \bar{z}$$

10. Ans: (a)

Sol: Given K-map




No. of essential prime implicants = 4.

Conventional Practice Solutions

01.

Sol: Given circuit diagram is



Series combination: AND gate
 Parallel combination: OR gate

$$Y = A(B + \bar{C}) + \bar{A}B + (\bar{A} + \bar{B})C$$


$$= AB + A\bar{C} + \bar{A}B + AC + \bar{B}C$$

$$= B(A + \bar{A}) + A\bar{C} + AC + \bar{B}C$$

$$= B + A + \bar{B}C = A + B + C$$

02.

Sol: The circuit diagram gives in the question is redrawn as



Output of gate G_1 will definitely be 0. If any one of the input of G_2 is 0, output of G_2 is definitely 1.
 Output of gate $G_3 = \bar{A}$
 Output of gate $G_4, f = \bar{\bar{A}} = A$
 $\therefore f = A$

03.

Sol: Given K-map is

		zw			
	xy	00	01	11	10
00		d	1	0	1
01		0	1	d	0
11		1	d	d	0
10		d	0	0	d

The minimized SOP expression from the given k map is

$$Y = [\bar{y}\bar{w} + \bar{x}\bar{z}w + xy\bar{z}] \text{ ----- (1)}$$

for the expression in equation (1) the Literal count = 8

		zw			
	xy	00	01	11	10
00		d	1	0	1
01		0	1	d	0
11		1	d	d	0
10		d	0	0	d

The minimized POS expression is

$$y = (\bar{x} + y)(\bar{z} + \bar{w})(\bar{y} + \bar{z})(x + z + w) \text{ ----- (2)}$$

For the expression in equation (2) the Literal count = 9

Chapter 4 Combinational Circuits

Objective Practice Solutions

01. Ans: (d)

Sol: Let the output of first MUX is "F₁"

$$F_1 = AI_0 + \bar{A}I_1$$

Where A is selection line, I₀, I₁ = MUX Inputs

$$F_1 = \bar{S}_1 \cdot W + S_1 \cdot \bar{W} = S_1 \oplus W$$

Output of second MUX is

$$F = \bar{A} \cdot I_0 + A \cdot I_1$$

$$F = \bar{S}_2 \cdot F_1 + S_2 \cdot \bar{F}_1$$

$$F = S_2 \oplus F_1$$

But $F_1 = S_1 \oplus W$

$$F = S_2 \oplus S_1 \oplus W$$


$$\text{i.e., } F = W \oplus S_1 \oplus S_2$$

02. Ans: 19.2

Sol: One AND/OR gate delay = 1.2 μs

One XOR gate delay = 2.4 μs

Full Adder with 2 Half Adder



In one F.A; Sum delay = 4.8 μs

Carry delay = 2.4 + 1.2 + 1.2 μs = 4.8 μs

∴ RippleCarry waiting time
= 4.8 × 3 = 14.4 μs

Final Result time = 14.4 + 4.8 = 19.2 μsec

03. Ans: (a)

Sol: The given circuit is binary parallel adder/subtractor circuit. It performs A+B, A-B but not A + 1 operations.

K	C ₀	Operation
0	0	A+B (addition)
0	1	A+B+1(addition with carry)
1	0	A+ \bar{B} (1's complement addition)
1	1	A+ \bar{B} +1(2's complement subtraction)

04. Ans: (d)

Sol: It is expansion of 2:4 decoders to 1:8 demultiplexer A₁, A₀ must be connected to S₁, S₀ i.e., R = S₀, S = S₁

Q must be connected to S₂ i.e., Q = S₂

P is serial input must be connected to D_{in}

05. Ans: 6

Sol: T = 0 → NOR → MUX 1 → MUX 2

2ns 1.5ns 1.5ns

Delay = 2ns + 1.5ns + 1.5ns = 5ns

T = 1 → NOT → MUX 1 → NOR → MUX 2

1ns 1.5ns 2ns 1.5ns

Delay = 1ns + 1.5ns + 2ns + 1.5ns = 6ns

Hence, the maximum delay of the circuit is 6ns.

06. Ans: -1

Sol: When all bits in 'B' register is '1', then only it gives highest delay.

∴ '-1' in 8 bit notation of 2's complement is 1111 1111.

07. Ans: (d)

Sol: The race hazard problem does not occur in combinational circuits.

The output of a combinational circuit depends upon present inputs only.

Statement-I is false but Statement-II is true.


08. Ans: (b)

Sol: A de-multiplexer can be used as a decoder. A decoder with enable input acts as a de-multiplexer, while using Enable input as a data input line. De-multiplexer is realized using AND gates.


A	B	F
0	0	C
0	1	C
1	0	\bar{C}
1	1	\bar{C}

09. Ans: (b)


Sol: Half Adder




D-Flipflop



T-Flipflop




Exclusive - OR



10. Ans: (b)

Sol: → A 64 input MUX using 8-input MUX



→ A 6-variable function can be implemented using 6-input MUX.

11. Ans: 195

Sol: In a 16 bit parallel binary adder, the carry has to propagate 15 stages plus the maximum of time taken for producing sum and carry worst case Delay, $T = 15 \times 12 + 15$

$$T = 180 + 15$$

$$T = 195\text{ns.}$$

12. Ans: (b)


Sol: Any Boolean function can be realized by using a suitable multiplexer.

A multiplexer can be realized using NAND and NOR gates, which are universal gates.

Both statements are correct but statement-II is not a correct explanation for statement-I.

Conventional Practice Solutions

01.
Sol:



Truth table:

A	B	X	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

K map for the above truth table is

	BX			
	00	01	11	10
A				
0	1	0	1	0
1	1	1	0	0


$$y = A\bar{B} + \bar{B}\bar{X} + \bar{A}BX$$

$$= \bar{B}[A + \bar{X}] + \bar{A}BX$$

$$y = \bar{B}[\bar{A}X] + \bar{A}XB$$

$$y = [\bar{A}X \odot B]$$

If different logic gates are used then minimum number of gates required is 3



02.
Sol:
(a) Ex - 3 to 2421 code converter

Dec no.	Ex-3 Code				2 4 2 1 code			
	E_3	E_2	E_1	E_0	Y_3	Y_2	Y_1	Y_0
0	0	0	1	1	0	0	0	0
1	0	1	0	0	0	0	0	1
2	0	1	0	1	0	0	1	0
3	0	1	1	0	0	0	1	1
4	0	1	1	1	0	1	0	0
5	1	0	0	0	1	0	1	1
6	1	0	0	1	1	1	0	0
7	1	0	1	0	1	1	0	1
8	1	0	1	1	1	1	1	0
9	1	1	0	0	1	1	1	1

K map for Y_3

		$E_1 E_0$			
		00	01	11	10
$E_3 E_2$	00	d	d	0	d
	01	0	0	0	0
	11	1	d	d	d
	10	1	1	1	1

$$Y_3 = E_3$$

K map for Y_2

		$E_1 E_0$			
		00	01	11	10
$E_3 E_2$	00	d	d	0	d
	01	0	0	1	0
	11	1	d	d	d
	10	0	1	1	1

$$Y_2 = E_3 E_2 + E_2 E_1 E_0 + E_3 E_0 + E_3 E_1$$

K-Map for Y_1

		E_1E_0			
		00	01	11	10
E_3E_2	00	d	d	0	d
	01	0	1	0	1
	11	1	d	d	d
	10	1	0	1	0

$$Y_1 = E_3E_1E_0 + \bar{E}_3\bar{E}_1E_0 + E_3E_1\bar{E}_0 + \bar{E}_3E_1\bar{E}_0 + E_3E_2$$

$$Y_1 = E_3E_2 + E_3 \oplus E_1 \oplus E_0$$

K-Map for Y_0

		E_1E_0			
		00	01	11	10
E_3E_2	00	d	d	0	d
	01	1	0	0	1
	11	1	d	d	d
	10	1	0	0	1

$$Y_0 = \bar{E}_0$$




02.
Sol:
(b) The excess -3 code table

Dec	BCD Code	Ex-3 Code
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

A self complementary code is a code in which the code of a number and code of 9's complement of that number are complementary to each other so from above table eg: if number is 3 its Ex-3 code is 0110. 9's complement of 3 in Ex-3 code is 1001 which is complementary to 0110. Thus Ex-3 code is a self complementary code.


03.
Sol:

Input in Decimal	Input			Output						Output in Decimal
	A	B	C	F ₀	F ₁	F ₂	F ₃	F ₄	F ₅	
0	0	0	0	0	0	0	0	0	0	0 ² = 0
1	0	0	1	0	0	0	0	0	1	1 ² = 1
2	0	1	0	0	0	0	1	0	0	2 ² = 4
3	0	1	1	0	0	1	0	0	1	3 ² = 9
4	1	0	0	0	1	0	0	0	0	4 ² = 16
5	1	0	1	0	1	1	0	0	1	5 ² = 25
6	1	1	0	1	0	0	1	0	0	6 ² = 36
7	1	1	1	1	1	0	0	0	1	7 ² = 49



BC A	00	01	11	10	
0					= AB
1			1	1	

$$F_0 = \sum m(6, 7)$$


04.
Sol:

(i) Excess - 3 code of 38 = 0110 1011
 Excess - 3 code of 37 = 0110 1010
1100 (1) 0101

(If there is carry out add $\begin{array}{r} 1101 \ 0101 \\ -0011 \ +0011 \\ \hline 1010 \ 1000 \end{array}$)

Corrected sum in Excess - 3 is = $(75)_{10}$

(ii) Excess - 3 code of 129 is = 0100 0101 1100
 Excess - 3 code of 131 is = 0100 0110 0100
1000 1100 0000
 $\begin{array}{r} -0011 \ -0011 \ +0011 \\ \hline 0101 \ 1001 \ 0011 \end{array}$

Corrected sum in Excess-3 code is = $(260)_{10}$

Chapter 5 Sequential Circuits


Objective Practice Solutions

01. Ans: (c)

Sol: Given Clk, X_1 , X_2

Output of First D-FF is Q_1

Output of Second D-FF is Q_2



02. Ans: 4

Sol: In the given first loop of states, zero has repeated 3 times. So, minimum 4 number of Flip-flops are needed.

03. Ans: 7

Sol: The counter is cleared when $Q_D Q_C Q_B Q_A = 0110$

Clk	Q_D	Q_C	Q_B	Q_A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	0	0	0

As the clear input is given to be synchronous so it waits upto the next clock pulse to clear the counter & hence the counter get's cleared during the 7th clock pulse.

\therefore mod of counter = 7


04. Ans: (b)

Sol: The given circuit is a mod 4 ripple down counter. Q_1 is coming to 1 after the delay of $2\Delta t$.

CLK	Q_1	Q_0
	0	0
1	1	1
2	1	0
3	0	1
4	0	0

05. Ans: (c)

Sol: Assume $n = 2$



Outputs of counter is connected to inputs of decoder

Counter outputs		Decoder inputs		Decoder outputs			
Q_1	Q_0	a	b	d_3	d_2	d_1	d_0
0	0	0	0	0	0	0	1
0	1	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0

The overall circuit acts as 4-bit ring counter $n = 2$

$\therefore k = 2^2 = 4$, k-bit ring counter

06. Ans: (b)

Sol:

CLK	Serial in= $B \oplus C \oplus D$	A B C D
0		1 0 1 0
1	1 \longrightarrow	1 1 0 1
2	0 \longrightarrow	0 1 1 0
3	0 \longrightarrow	0 0 1 1
4	0 \longrightarrow	0 0 0 1
5	1 \longrightarrow	1 0 0 0
6	0 \longrightarrow	0 1 0 0
7	1 \longrightarrow	1 0 1 0

\therefore After 7 clock pulses content of shift register become 1010 again

07. Ans: (b)

Sol:

J	K	Q	\bar{Q}_n	$T = (J + Q_n)(K + \bar{Q}_n)$	Q_{n+1}
0	0	0	1	$0 \cdot 1 = 0$	0
0	0	1	0	$1 \cdot 0 = 0$	1
0	1	0	1	$0 \cdot 1 = 0$	0
0	1	1	0	$1 \cdot 1 = 1$	0
1	0	0	1	$1 \cdot 1 = 1$	1
1	0	1	0	$1 \cdot 0 = 0$	1
1	1	0	1	$1 \cdot 1 = 1$	1
1	1	1	0	$1 \cdot 1 = 1$	0

J	$\bar{K}Q_n$	00	01	11	10
0				1	
1	1	1		1	1


$$T = J \bar{Q}_n + KQ_n = (J + Q_n)(K + \bar{Q}_n)$$

08. Ans: 1.5

Sol:

C/k	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Y = Q ₃ + Q ₅
0	0	1	0	1	0	0
1	0	0	1	0	1	1
2	1	0	0	1	0	0
3	0	1	0	0	1	1
4	1	0	1	0	0	1
5	0	1	0	1	0	0

The waveform at OR gate output, Y is [A = +5V]



Average power

$$P = \frac{V_{Ao}^2}{R} = \frac{1}{R} \left[\lim_{T_1 \rightarrow \infty} \frac{1}{T_1} \int_0^{T_1} y^2(t) dt \right] = \frac{1}{RT_1} \left[\int_T^{2T} A^2 dt + \int_{3T}^{5T} A^2 dt \right]$$

$$= \frac{A^2}{RT_1} [(2T - T) + (5T - 3T)] = \frac{A^2 \cdot 3T}{R(5T)} = \frac{5^2 \cdot 3}{10 \times 5} = 1.5 \text{ mW}$$

09. Ans: (b)
Sol:

Present State	Next State		Output (Y)	
	X = 0	X = 1	X = 0	X = 1
A	A	E	0	0
B	C	A	1	0
C	B	A	1	0
D	A	B	0	1
E	A	C	0	1

Step (1):

By replacing state B as state C then state B, C are equal.

Reducing state table		
Present state	Next state	
	X = 0	X = 1
A	A	E
B	B	A
B	B	A
D	A	B
E	A	B

Step (2):

Reducing state table		
Present state	Next state	
	X = 0	X = 1
A	A	E
B	B	A
D	A	B
E	A	B

State D, E are equal, remove state E and replace E with D in next state.

Reducing state table		
Present state	Next state	
	X = 0	X = 1
A	A	D
B	B	A
D	A	B
D	A	B

Finally reduced state table is

Reduced state table		
Present state	Next state	
	X = 0	X = 1
A	A	D
B	B	A
D	A	B

∴ 3 states are present in the reduced state table.

10. Ans: (c)
Sol: State table for the given state diagram

State	Input	Output
S ₀	0	1
S ₀	1	0
S ₁	0	1
S ₁	1	0

Output is 1's complement of input.

11. Ans: (c)
Sol: In state (C), when XYZ = 111, then Ambiguity occurs

Because, from state (C)

⇒ When X = 1, Z = 1

⇒ N.S is (A)

When Y = 1, Z = 1 ⇒ N.S is (B)

12. Ans: (c)

Sol: For Asynchronous sequential circuits clock is applied at one flip flop and the next stage receives clock from previous stage output.

13. Ans: (d)

Sol: Master slave JK flip flop is a edge triggered flip flop.

14. Ans: (b)

Sol: Divider

: Bi stable multivibrator

Clips input voltage at Two predetermined levels : Schmitt trigger

Square wave generator

: Astable multivibrator

Narrow current pulse generator

: Blocking oscillator

15. Ans: (a)

Sol: A flip-flop is a bistable multivibrator.

A flip-flop remains in one stable state indefinitely until it is directed by an input signal to switch over to the other stable state.

Both statements are correct and statement-II is correct explanation of statement-I.

16. Ans: (a)

Sol: The collection of all state variables (memory element stored values) at any time, contain all the information about the past, necessary to account for the circuit's future behaviour.


A change in the stored values in memory elements changes the sequential circuit from one state to another.

Both statements are correct and statement - II is correct explanation of statement-I.

Conventional Practice Solutions

01.

Sol: State diagram:



State table:

Input	Present state	Next state	Output
0	A	A	0
1	A	B	0
0	B	C	0
1	B	B	0
0	C	D	0
1	C	B	0
0	D	A	0
1	D	E	0
0	E	C	0
1	E	B	0

Implementing the given sequence detector using D-flipflops:

Input S	Present state			Next state			Output
	Q ₂	Q ₁	Q ₀	D ₂	D ₁	D ₀	
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	0	0	0
0	1	0	0	0	1	0	1
0	1	0	1	x	x	x	0
0	1	1	0	x	x	x	0
0	1	1	1	x	x	x	0
1	0	0	0	0	0	1	0
1	0	0	1	0	0	1	0
1	0	1	0	0	0	1	0
1	0	1	1	1	0	0	0
1	1	0	0	0	0	1	0
1	1	0	1	x	x	x	0
1	1	1	0	x	x	x	0
1	1	1	1	x	x	x	0

K-maps:

Q_1Q_0	SQ_2	00	01	11	10
00					
01			x	x	x
11			x	x	x
10				1	

$$D_2 = SQ_1Q_0$$

Q_1Q_0	SQ_2	00	01	11	10
00			1		1
01		1	x	x	x
11			x	x	x
10					


$$D_1 = \bar{S}Q_2 + \bar{S}Q_1Q_0 + \bar{S}Q_1Q_0$$

Q_1Q_0	SQ_2	00	01	11	10
00					1
01			x	x	x
11		1	x	x	x
10		1	1		1

$$D_0 = \bar{S}Q_1 + Q_1\bar{Q}_0$$

$$\text{Output} = \bar{S}Q_2\bar{Q}_1\bar{Q}_0$$

Circuit diagram:



02.
Sol:


Present State			Next State			Flip Flop Inputs					
Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0	0	0	0	1	0	0	×	1	×	0	×
0	1	0	1	0	1	1	×	×	1	1	×
1	0	1	1	1	0	×	0	1	×	×	1
1	1	0	0	0	0	×	1	×	1	0	×

Excitation Table

Q _n	Q _{n+1}	J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0


1, 3, 4, 7 are minterms taken as don't cares for this problem.

$$K_2 = \Sigma(6) + \Sigma d(0,1,2,3,4,7)$$




$$K_2 = Q_1$$

$$K_1 = \Sigma m(2,6) + \Sigma d(0,1,3,4,5,7)$$




$$K_1 = 1$$

$$K_0 = \Sigma m(5) + \Sigma d(0,1,2,3,4,6,7)$$



$$K_0 = 1$$



03.
Sol:

Present State			Next State			FF Inputs		
Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	D ₂ =O ₂	D ₁ =O ₁	D ₀ =O ₀
1	0	1	0	1	0	0	1	0
0	1	0	1	1	0	1	1	0
1	1	0	1	0	1	1	0	1

K-map for O₂:

	Q ₁ Q ₀			
	00	01	11	10
Q ₂				
0	× ₀	× ₁	× ₃	1 ₂
1	× ₄	0 ₅	× ₇	1 ₆

$\Rightarrow O_2 = Q_1$

K-map for O₁:

	Q ₁ Q ₀			
	00	01	11	10
Q ₂				
0	× ₀	× ₁	× ₃	1 ₂
1	× ₄	1 ₅	× ₇	0 ₆

$O_1 = \bar{Q}_2 + \bar{Q}_1 = \bar{Q}_2 Q_1$

K-map for O₀:

	Q ₁ Q ₀			
	00	01	11	10
Q ₂				
0	X ₀	X ₁	X ₃	0 ₂
1	X ₄	0 ₅	× ₇	1 ₆

$O_0 = Q_2 Q_1$

04.
Sol:

I/P	Present State		Next State		FF I/Ps			
	Q ₁	Q ₀	Q ₁ ⁺	Q ₀ ⁺	J ₁	K ₁	J ₀	K ₀
W								
0	0	0	0	0	0	×	0	×
0	0	1	1	0	1	×	×	1
0	1	0	1	0	×	0	0	×
0	1	1	1	1	×	0	×	0
1	0	0	0	1	0	×	1	×
1	0	1	0	1	0	×	×	0
1	1	0	1	1	×	0	1	×
1	1	1	0	0	×	1	×	1

K-map for J₁:

	Q ₁ Q ₀			
	00	01	11	10
W				
0		1 ₁	× ₃	× ₂
1			× ₇	× ₆

$J_1 = \bar{W}Q_0$

K-map for K₁:

	Q ₁ Q ₀			
	00	01	11	10
W				
0	× ₀	1 ₁		
1	× ₄	× ₅	1 ₇	

$K_1 = WQ_0$

K-map for J₀:


	Q ₁ Q ₀			
	00	01	11	10
W				
0		× ₁	× ₃	
1	1 ₄	× ₅	× ₇	1 ₆

$J_0 = W$

K-map for K₀:

	Q ₁ Q ₀			
	00	01	11	10
W				
0	× ₀	1 ₁		× ₃
1	× ₄		1 ₇	× ₆

$K_0 = \bar{W}\bar{Q}_1 + WQ_1$



Chapter 6 Logic Gate Families

Objective Practice Solutions

01. Ans: (b)

Sol: $V_{OH}(\min)$:-

(High level output voltage)

The minimum voltage level at a Logic circuit output in the logic '1' state under defined load conditions.

$V_{OL}(\max)$:-

(Low level output voltage)

The maximum voltage level at a logic circuit output in the Logical '0' state under defined load conditions.

$V_{IL}(\max)$:- (Low level input voltage)

The maximum voltage level required for a logic '0' at an input. Any voltage above this level will not be accepted as a Low by the logic circuit.

$V_{IH}(\min)$:- (High level Input voltage)

The minimum voltage level required for logic '1' at an input. Any voltage below this level will not be accepted as a HIGH by the Logic circuit.




Fig: currents and voltages in the two logic states.

02. Ans: (b)

Sol: Fan out is minimum in DTL

(High Fan-out = CMOS)

Power consumption is minimum in CMOS.

Propagation delay is minimum in ECL (fastest = ECL)

03. Ans: (b)

Sol: When $V_i = 2.5V$,

Q_1 is in reverse active region


Q_2 is in saturation region

Q_3 is in saturation region

Q_4 is in cut-off region

04. Ans: (d)

Sol: The given circuit can be redrawn as below:



$$\begin{aligned} \text{OUT} &= \overline{(\overline{PQ})} = PQ \\ &= P \text{ AND } Q \end{aligned}$$

05. Ans: (b)

Sol: As per the description of the question, when the transistor Q_1 and diode both are OFF then only output $z = 1$.

X	Y	Z	Remarks
0	0	0	Q_1 is OFF, Diode is ON
0	1	1	Q_1 is OFF, Diode is OFF
1	0	0	Q_1 is ON, Diode is OFF
1	1	0	Q_1 is ON, Diode is OFF

$$\text{Hence } Z = \overline{XY}$$

06. Ans: (c)

Sol: Propagation delay time is less in Schottky transistor because it is not entering in to saturation region. Schottky transistors operate in active region whenever it is ON.

07. Ans: (b)

Sol: To obtain high Switching speed BJT operated in active region. In the active region BJT works as a linear element.

08. Ans: (a)

Sol: When transistor switches are to be used in an application where speed is a premium, it is better to reduce the storage time.

It is comparatively easy to reduce storage time rather than the rise time and fall time of a transistor switch.

Both statements are true and statement-II is the correct explanation of statement-I.

09. Ans: (a)

Sol: The TTL NAND gate in tri-state output configuration can be used for a bus arrangement with more than one gate output connected to a common line.

The tri-state configuration has a control input, which control the bus line.


Both statements are true and statement-II is the correct explanation of statement-I.

Conventional Practice Solutions


01.

Sol:

a) $Y = AB$




b) $Y = A + B$



c) Ex - OR of A, B is given by

$$Y = A \oplus B$$

$$Y = A\bar{B} + \bar{A}B$$




Note: We can generate \bar{A}, \bar{B} by using two more inverters. So, the total number of MOSFETS required to implement Ex - OR operation of A, B is 12.

d) Ex - NOR of A, B is given by

$$Y = A \odot B$$

$$Y = \bar{A}\bar{B} + AB$$




Note: We can generate \bar{A}, \bar{B} by using two more inverters. So, the total number of MOSFETS required to implement Ex - NOR operation of A, B is 12.

02.

Sol:

a) Consider transmission gate as shown below.



If $X = 1$ NMOS is in ON state

PMOS is in ON state

Then $Y = AX$

If $X = 0$ PMOS is in OFF state

NMOS is in OFF state

Then $Y = 0$

For the given figure in Question the output is

If $C = 1$, then $Y = A$

i.e., in general $Y = AC$

If $C = 0$, then $Y = B$

i.e., in general $Y = B\bar{C}$

\therefore Total output $Y = AC + B\bar{C}$



b) $Y = AC + B\bar{C}$

If C replaced by B, A replaced by \bar{A}

B replaced by A

$Y = AC + B\bar{C}$, $Y = \bar{A}B + A\bar{B}$

c) $Y = AC + B\bar{C}$



Chapter 7 Semiconductor Memories

Objective Practice Solutions

01. Ans: (b)

Sol: Square of a 4-bit number can be at most 8-bit number.

$$\{ \text{i.e. } (1111)_2 = (15)_{10} \\ [(15)_{10}]^2 = (225)_{10} \}$$

Therefore ROM requires 8 data lines.

Data is with size of 4 bits

ROM must require 4 address lines and 8 data lines

$$\text{ROM} = 2^n \times m$$

$n =$ inputs (address lines),

$m =$ output lines

$$n = 4, m = 8.$$

02. Ans: (a)

Sol: ROM is used to design a combinational circuit. The number of address lines of the ROM is equal to the number of input variables in the truth table.

ROM is represented as $2^n \times m$ where 2^n inputs and m output lines.

[Where $n =$ address bits]

03. Ans: (b)


Sol:

8	4	2	1	2	4	2	1	2421 Outputs
i/p s				o/p s				
X_3	X_2	X_1	X_0	Y_3	Y_2	Y_1	Y_0	
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	0	0
0	0	1	1	0	0	1	1	3
0	1	0	0	0	1	0	0	4
0	1	0	1	1	0	1	1	5
0	1	1	0	1	1	0	0	6
0	1	1	1	1	1	1	0	7
1	0	0	0	1	1	1	0	8
1	0	0	1	1	1	1	1	9
1	0	1	0	x	x	x	x	
1	0	1	1	x	x	x	x	
1	1	0	0	x	x	x	x	
1	1	0	1	x	x	x	x	
1	1	1	0	x	x	x	x	
1	1	1	1	x	x	x	x	

The outputs are in 2 4 2 1 BCD number

04. Ans: (c)


Sol:



At the rising edge of the First clock pulse the content of location $(0110)_2 = 6 \Rightarrow 1010$ appears on the data bus, at the rising of the second clock pulse the content of location $(1010)_2 = 10_2 \Rightarrow 1000$ appears on the data bus.

05. Ans: (b)

Sol: 1-bit SRAM memory cell is



In 2 Inverters, output of the 1st Inverter is connected to Gate Input of 2nd Inverter and vice versa.

06. Ans: (c)

Sol: SRAM is relatively high speed memory that stores the most recently used instructions. \therefore It is preferred when the requirement is of lower access time.

07. Ans: (b)

Sol: SRAM : This contains conventional storage like latches (BJT or MOSFET) and has both Read and Write operation.

ROM : This contains conventional storage like latches (BJT or MOSFET) and it is non volatile.

PLA : This contains a set of AND, OR and INVERT logic gates and can be programmed.


DRAM : This contains only MOSFET's and needs periodic refreshing.

08. Ans: (d)

Sol: SRAM is more expensive and less dense than DRAM and is therefore not used for high capacity, low - cost applications such as main memory in personal computers.

09. Ans: (a)


Sol: In DRAM the bit is stored as a charge in capacitor, and it is made up of MOS transistors.



Conventional Practice Solutions

01.

Sol: As there are 128 words 7 address lines are required. For the random access R/W memory no. of data lines is 8. If the write enable pin is 1, the data lines behave as input lines. If the write enable pin is 0, the random access R/W memory will read data.




No. of address lines = 7
 No. of data inputs / outputs = 8
 Write enable = 1
 Chip selected = 1
 Total = 17

02.

Sol:

(a) **Bipolar static RAM cell:**



Static RAM memory cells are essentially Flip-flops that will stay in a given state (store a bit) indefinitely, provided that power to the circuit is not interrupted.

The bipolar cell contains two bipolar transistors and two resistors. The bipolar cell requires more chip area than the MOS cell because a bipolar transistor is more complex than a MOSFET, and because the bipolar cell requires separate resistors while the MOS cell uses MOSFETS as resistors (Q₃ and Q₄).

WRITE Operation:

The data is stored in BJT RAM cell in the following manner are kept, there by :

- 1) The cell is first selected by keeping the X and Y select lines high.
 - 2) To write a '1' at position y, the '1' sense line is grounded.
 - 3) Q₂ goes to saturation when X, Y select lines are turned to low.
 - 4) A '1' is then latched in the cell so that a '1' is written into the cell at position y.
 - 5) To write a '0' in the cell '0' sense line is grounded.
- X and Y select lines are kept high and corresponding cell is selected.

READ operation from RAM:

- 1) The sense lines '0' and '1' are grounded.
- 2) If the cell contains '1' then y = 1. Transistor Q₂ goes to the saturation and the current will then be present in the '1' sense line.
- 3) Q₁ remains in the cut-off condition and no current flows in '0' sense line.
- 4) The read operation is non – destructive. Once the read operation is performed, the contents in the cell remain intact.
- 5) The current present in a sense line is then amplified and the bit corresponding to that current will be stored in a shift register.

02.

Sol:

(b) **MOSFET Dynamic RAM (DRAM) cell:**

The earlier DRAMs were made using 3-transistor cell, which were later replaced by 1-transistor cell. Fig(a) shows a 1-transistor DRAM cell.




Fig. (a) A 1- transistor DRAM cell

In this cell, the data bit is stored in a small capacitor rather than in a latch used for SRAM cell. Also, in this cell, only one transistor and a capacitor are required per bit, compared to six transistors in SRAM. This allows DRAM to have very high density in comparison to SRAM. The main disadvantage in a DRAM cell is that since the charge is stored in a capacitor, which can not hold it over an extended period of time. Therefore, the stored bit can not remain unless the charge is replenished or refreshed periodically. This requires additional circuitry.

Fig (b): shows a DRAM cell along with the simplified circuitry for read, write, and refresh operations.




Fig. (b) A DRAM cell with Read, Write and Refresh circuitry

Read operation:

For reading or writing operation, the word lines (Row) is to be selected which switches ON the transistor. The output enable \overline{OE} LOW will enable the output buffer, making its output same as the bit line which is at the same logic level as the voltage on the capacitor. Thus, the output is at logic 1 corresponding to the capacitor charged and logic 0 corresponding to discharged capacitor.

Write Operation:

With the row line selected, the write enable \overline{WE} LOW allows writing into the cell. If the D_{in} bit is 1, the capacitor gets charged to logic 1 through the ON transistor, whereas, if D_{in} bit is 0, the capacitor gets discharged through the ON transistor to the logic 0. when the \overline{WE} is made HIGH, the charge on the capacitor remains trapped on the capacitor (1 or 0).

02.

Sol:

(c) MOSFET static RAM (SRAM) cell:

A CMOS SRAM memory cell is shown in below fig




Fig. A six transistor CMOS SRAM cell

Each bit in an SRAM is stored on four transistors, two NMOS and two PMOS, that form two cross-coupled inverters.

Two additional transistors T_5 and T_6 serve to control the access to a storage cell for read and write operations. Access to the cell is enabled by the word line (WL) which controls the two transistors T_5 and T_6 which, in turn control whether the cell should be connected to the bit lines BL and \overline{BL} . These bit lines are used to transfer data for both read and write operations.


Read operation:

Assume that the content of the memory is $Q = 1$. the read cycle is started by precharging both the bit lines BL and \overline{BL} to logic 1, then asserting the word line $WL = 1$ enables both the access transistors T_5 and T_6 . The values stored in Q and \overline{Q} are now transferred to the bit lines by leaving BL at its precharged value and discharging \overline{BL}

through the transistors T_1 and T_5 to logic 0. on the BL side, the transistors T_4 and T_6 pull the bit lines to V_{CC} , i.e., logic 1. If the content of memory is $\overline{Q} = 0$, the opposite will happen and \overline{BL} would be pulled towards 1 and BL towards 0.

Write operation:

For writing into the cell, the bit to be stored is applied at BL and its inverse at \overline{BL} . When the word line WL is asserted, the value to be stored is latched. The new bit replaces the earlier bit stored.



Chapter 8 A/D & D/A Converters

Objective Practice Solutions


01. Ans: (b)

Sol:

CLK	Counter			Decoder				V ₀
	Q ₂	Q ₁	Q ₀	D ₃	D ₂	D ₁	D ₀	
1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	1	1
3	0	1	0	0	0	1	0	2
4	0	1	1	0	0	1	1	3
5	1	0	0	1	0	0	0	8
6	1	0	1	1	0	0	1	9
7	1	1	0	1	0	1	0	10
8	1	1	1	1	0	1	1	11

02. Ans: (b)

Sol:



$$R_{\text{equ}} = (((((2R \parallel 2R) + R) \parallel 2R) + R) \parallel 2R) + R \parallel 2R$$

$$R_{\text{equ}} = R = 10\text{k}\Omega.$$

$$I = \frac{V_R}{R} = \frac{10\text{V}}{10\text{k}} = 1\text{mA}.$$

Current division at $\frac{I}{16}$

$$= \frac{1 \times 10^{-3}}{16} = 62.5 \mu\text{A}$$

03. Ans: (c)

Sol: Net current at inverting terminal,

$$I_i = \frac{I}{4} + \frac{I}{16} = \frac{5I}{16}$$

$$V_0 = -I_i R = -\frac{5I}{16} \times 10\text{k}\Omega$$

$$= \frac{-5 \times 1 \times 10^{-3} \times 10 \times 10^3}{16}$$

$$= -3.125\text{V}$$

04. Ans: (d)

Sol: Given that $V_{\text{DAC}} = \sum_{n=0}^3 2^{n-1} b_n$ Volts

$$V_{\text{DAC}} = 2^{-1} b_0 + 2^0 b_1 + 2^1 b_2 + 2^2 b_3$$

$$\Rightarrow V_{\text{DAC}} = 0.5b_0 + b_1 + 2b_2 + 4b_3$$

Initially counter is in 0000 state

Up counter o/p	V _{DAC} (V)	o/p of comparator
0 0 0 0	0	1
0 0 0 1	0.5	1
0 0 1 0	1	1
0 0 1 1	1.5	1
0 1 0 0	2	1
0 1 0 1	2.5	1
0 1 1 0	3	1
0 1 1 1	3.5	1
1 0 0 0	4	1
1 0 0 1	4.5	1
1 0 1 0	5	1
1 0 1 1	5.5	1
1 1 0 0	6	1
1 1 0 1	6.5	0

When $V_{\text{DAC}} = 6.5\text{V}$, the o/p of comparator is '0'. At this instant, the clock pulses to the counter are stopped and the counter remains in 1101 state.

\therefore The stable reading of the LED display is 13.

05. Ans: (b)

Sol: The magnitude of error between V_{DAC} & V_{in} at steady state is $|V_{DAC} - V_{in}| = |6.5 - 6.2| = 0.3 \text{ V}$

06. Ans: (a)

Sol: In Dual slope

$$ADC \Rightarrow V_{in} T_1 = V_R \cdot T_2$$


$$\Rightarrow V_{in} = \frac{V_R T_2}{T_1} = \frac{100 \text{ mV} \times 370.2 \text{ ms}}{300 \text{ ms}}$$

DVM indicates = 123.4

07. Ans: (d)

Sol: No. of bits = 8,

Reference voltage = 8V



Maximum peak to peak amplitude of the waveform at the output of the digital to analog converter is

$$V_{\max} = \frac{V_{\text{ref}}}{2^n} (d_n 2^n) = \frac{8}{256} \times 240 = 7.5 \text{ V}$$

08. Ans: (d)

Sol: Ex: $f_{in} = 1 \text{ kHz} \rightarrow f_s = 2 \text{ kHz}$

$$f_{in} = 25 \text{ kHz} \leftarrow f_s = 50 \text{ kHz}$$

$$1. \text{ Max conversion time} = 2^{N+1} T = 2^{11} \cdot 1 \mu\text{s} = 2048 \mu\text{s}$$

$$2. \text{ Sampling period} = T_s \geq \text{maximum conversion time}$$

$$T_s \geq 2048 \mu\text{s}$$

$$3. \text{ Sampling rate } f_s = \frac{1}{T_s} \leq \frac{1}{2048 \times 10^{-6}}$$


$$f_s \leq 488 \quad f_s \leq 500 \text{ Hz}$$

$$4. f_{in} = \frac{f_s}{2} = 250 \text{ Hz}$$

09. Ans: (b)

Sol:

$$V_{in}^1 = \frac{V_{in} \cdot T}{RC_{eq}}$$



V_{in}^1 has to settle down within $\frac{1}{2}$ LSB of full scale value.

$$\text{i.e. } \frac{509}{510} V_{in} = \frac{V_{in} \cdot T}{75 \times (255 \times 8 \times 10^{-12})}$$

$$\Rightarrow T = (75 \times 255 \times 8 \times 10^{-12}) \times \frac{509}{510}$$

$$T \approx 0.15 \mu\text{sec}$$

Thus sample period $T_s \geq T$

$$T_s \geq 0.15 \text{ m sec}$$

$$f_s \text{ max} = \frac{1}{T_{s, \min}}$$

$$= \frac{1}{0.15 \times 10^{-6}} \text{ Hz}$$

$$\approx 6 \text{ Megasamples}$$

10. Ans: (a)

Sol: Dual-slope A/D converter is the most preferred A/D conversion approach in digital multimeters.

Dual-slope A/D converter provides high accuracy in A/D conversion, while at the same time suppressing the hum effect on the input signal.

Both Statements are true and statement-II is the correct explanation of statement-I.

11. Ans: (d)

Sol: SAR type ADC : Settling time for n-bits is $(n+2) T$ clock pulses

Flash ADC : (2^n-1) comparators required for n-bit dual

Dual slope ADC : Works well even in noisy environment

Counter DAD : Settling time dependent on the input

12. Ans: (c)

Sol: Dual slope ADC : Hum rejection approximation

Counter-ramp ADC : Conversion time dependent on single amplitude

Successive ADC : Fixed conversion time, depends on the number of bits

Simultaneous ADC: High speed operation

13. Ans: (a)

Sol: The output of an 8-bit A to D converter is 40H for an input of 2.5V.

ADC has an output range of 00 to FFH for an input range of $-5V$ to $+5V$.

Both Statements are true and statement-II is the correct explanation of statement-I.

14. Ans: (c)

Sol: Digital ramp converter is the slowest ADC.

Conversion time for digital ramp ADC is not N^2T .

15. Ans: (b)

Sol: Resolution for n-bit A/D converter in percentage.

$$= \frac{1}{2^n - 1} \times 100$$

$$= \frac{1}{2^{12} - 1} \times 100$$

$$= 2.442 \times 10^{-4} \times 100$$

$$= 0.02442$$

Conventional Practice Solutions

01.

Sol: We know that (from superposition theorem)

$$V_{01} = -V_{Ref} (b_0 + b_1 2^1 + b_2 2^2 + b_3 2^3 + b_4 2^4 + b_5 2^5 + b_6 2^6 + b_7 2^7)$$

$$V_{02} = -V_{Ref} (b_8 + b_9 2^1 + b_{10} 2^2 + b_{11} 2^3 + b_{12} 2^4 + b_{13} 2^5 + b_{14} 2^6 + b_{15} 2^7)$$


The correct value corresponding to an 16-bit DAC is,

$$V_0 = -V_{Ref} [b_0 + b_1 2^1 + \dots + b_{15} 2^{15}]$$

from virtual ground concept

$$\frac{0 - V_{01}}{R} + \frac{0 - V_{02}}{1k} + \frac{0 - V'_0}{1k} = 0$$

$$\therefore \frac{V_{01}}{1} + \frac{V_{02}}{R} = \frac{-V'_0}{1}$$



Analog output $V_0 = -V'_0$

$$\frac{V_0}{1} = \frac{-V_{Ref} (b_0 + b_1 2^1 + \dots + b_7 2^7)}{1} + \frac{V_{Ref}}{R} [b_8 + \dots + b_{15} 2^7]$$

$$V_0 = -V_{Ref} [b_0 + b_1 2^1 + \dots + b_{15} 2^{15}]$$

Comparing, we have

$$R = 0.5 \text{ k}\Omega$$

02.

Sol:

a) Given $f = 100 \text{ kHz}$

$$\tau = \frac{1}{f} = \frac{1}{100k} = 10^{-5} \text{ sec}$$

$$N = \text{number of bits} = 8$$

Maximum conversion time of an 8 bit digital ramp ADC is $2^n \tau$

$$\tau_{\text{Ramp}} = 2^n \tau = 2^8 \times 10^{-5} = 2.56 \text{ m sec} = 2560 \mu \text{ sec}$$

Maximum conversion time of successive approximation type counter of 8 bit is $n \tau$.

$$\tau_{\text{Successive}} = n \tau = 8 \times 10^{-5} = 80 \mu \text{ sec}$$

Maximum conversion time of flash type ADC

$$\tau_{\text{Flash}} = \tau = 10^{-5} = 10 \mu \text{ sec}$$

$$\frac{\tau_{\text{ramp}}}{\tau_{\text{successive}}} = \frac{2560}{80} = 128; \quad \frac{\tau_{\text{successive}}}{\tau_{\text{Flash}}} = \frac{80}{10} = 8$$

$$\frac{\tau_{\text{ramp}}}{\tau_{\text{Flash}}} = \frac{2560}{10} = 256$$

b) 3 - bit Flash type ADC:

The Flash converter is the highest – speed ADC. The Flash converter in figure has a 3-bit resolution and a step size of 1V. The voltage divider sets up reference levels for each comparator so that there are seven levels corresponding to 1V, 2V.....7V. The V_A is connected to another input of each comparator.

With $V_A < 1V$ all the comparator outputs C_1 to C_7 will be “HIGH”. With $V_A > 1V$, one or more of the comparator outputs will be low.

The comparator outputs are fed into an active - low priority encoder that generates a binary output corresponding to the highest - numbered comparator output that is "Low".





Fig: 3 - bit Flash ADC

Analog input	Comparator outputs							Digital Outputs		
V_A	C_1	C_2	C_3	C_4	C_5	C_6	C_7	C	B	A
0 - 1 V	1	1	1	1	1	1	1	0	0	0
1 - 2 V	0	1	1	1	1	1	1	0	0	1
2 - 3 V	0	0	1	1	1	1	1	0	1	0
3 - 4 V	0	0	0	1	1	1	1	0	1	1
4 - 5 V	0	0	0	0	1	1	1	1	0	0
5 - 6 V	0	0	0	0	0	1	1	1	0	1
6 - 7 V	0	0	0	0	0	0	1	1	1	0
> 7 V	0	0	0	0	0	0	0	1	1	1

03.

Sol:



$$V_0 = \left[\frac{-R_f b_3}{R_3} - \frac{R_f b_2}{R_2} - \frac{R_f b_1}{R_1} - \frac{R_f b_0}{R_0} \right] V_{ref}$$

Comparing fig (i) with the figure given in the question $b_3 b_2 b_1 b_0 = 1011$,

$R_f = 100k\Omega$; $R_3 = 100k\Omega$; $R_2 = 200k\Omega$;
 $R_1 = 400k\Omega$; $R_0 = 800k\Omega$; $V_{ref} = 5V$

$$\begin{aligned} \therefore V_0 &= \frac{-100}{100} \times 5 - \frac{100}{200} \times 0 - \frac{100}{400} \times 5 - \frac{100}{800} \times 5 \\ &= -5 - \frac{1}{4} \times 5 - \frac{5}{8} = -6.875V \end{aligned}$$

$$V_0 = -6.875V$$

Chapter 9 Architecture, Pin Details of 8085 & Interfacing with 8085

Objective Practice Solutions

01. Ans: (a)

Sol: chip select is an active low signal for $\text{chipselect} = 0$; the inputs for NAND gate must be let us see all possible cases for $\text{chipselect} = 0$ condition

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	X	X
0	0	1	1	0	0	X	X
0	1	0	1	0	0	X	X
0	1	1	0	0	0	X	X
<hr/>							
1	0	0	1	0	0	X	X
1	0	1	0	0	0	X	X
0	0	0	0	1	1	X	X
0	0	1	1	1	1	X	X
0	1	0	1	0	0	X	X
0	1	1	0	0	0	X	X
<hr/>							
1	0	0	1	0	0	X	X
1	0	0	0	0	0	X	X


$\rightarrow 60H (A_7A_0=00)$

$\rightarrow 63H (A_7A_0=11)$

The only option that suits here is option(a)

A₀ & A₁ are used for line selection

A₂ to A₇ are used for chip selection



∴ Address space is 60H to 63H

02. Ans: (d)

Sol:

- Both the chips have active high chip select inputs.
- Chip 1 is selected when A₈ = 1, A₉ = 0
Chip 2 is selected when A₈ = 0, A₉ = 1
- Chips are not selected for combination of 00 & 11 of A₈ & A₉
- Upon observing A₈ & A₉ of given address Ranges, F800 to F9FF is not represented

03. Ans: (d)

Sol: The I/O device is interfaced using “Memory Mapped I/O” technique.

The address of the Input device is

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0

= F8F8_H

The Instruction for correct data transfer is
= LDA F8F8H

04. Ans: (b)

Sol:

- Output 2 of 3×8 Decoder is used for selecting the output port. ∴ Select code is 010


A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	----	A ₀
0	1	0	1	0	0	----	0

⇒ 5000H

- This mapping is memory mapped I/O

05. Ans: (d)
Sol:

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9 ----	A_0	
0	0	0	0	1	0	0	----	0 =0800H
			⋮					⋮
0	0	0	0	1	0	1	----	1 =0BFFH
0	0	0	1	1	0	0	----	0 =1800H
			⋮					⋮
0	0	0	1	1	0	1	----	1 =1BFFH
0	0	1	0	1	0	0	----	0 =2800H
			⋮					⋮
0	0	1	0	1	0	1	----	1 =2BFFH
0	0	1	1	1	0	0	----	0 =3800H
			⋮					⋮
0	0	1	1	1	0	1	----	1 =3BFFH

06. Ans: (a)
Sol: Address Range given is


	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1000H →	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
2FFFH →	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1

 To provide \overline{cs} as low, The condition is


 $A_{15} = A_{14} = 0$ and $A_{13} A_{12} = 01$ (or) (10)

 i.e $A_{15} = A_{14} = 0$ and $A_{13} A_{12}$ shouldn't be 00, 11.

 Thus it is $A_{15} + A_{14} + [A_{13}A_{12} + \overline{A_{13}}\overline{A_{12}}]$

07. Ans: (a)

Sol:



A_{15}, A_{14} are used for chip selection

A_{13}, A_{12}, A_{11} are used for input of decoder

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10} ----- A_0
Enable of decoder		Input of decoder			Address of chip

Size of each memory block = $2^{11} = 2K$

08. Ans: (a)

Sol: The data path contains all the circuits to process data within the CPU with the help of which data is suitably transformed.

It is the responsibility of the control path to generate control and timing signals as required by the opcode.

Both Statements are true and statement-II is the correct explanation of statement-I.

09. Ans: (b)

Sol: Program counter is a register that contains the address of the next instruction to be executed.

IR (Instruction Register) is not accessible to programmer.

Both Statements are true but statement-II is not correct explanation of statement-I.

10. Ans: (a)

Sol: A processor can reference a memory stack without specifying an address.

The address is always available and automatically updated in the stack pointer.

Both Statements are true and statement-II is the correct explanation of statement-I.

11. Ans: (c)

Sol: The programmer has to initialize the stack pointer based on design requirements.

12. Ans: (b)

Sol: The DMA technique is more efficient than the Interrupt-driven technique for high volume I/O data transfer.

The DMA technique does not make use of the Interrupt mechanism.

Both Statements are true but statement-II is not correct explanation of statement-I.

13. Ans: (c)

Sol: A microcontroller has onchip (inbuilt) memory, where as a microprocessor has no such internal memory.

The program to be run by microprocessor is to be store in separate memory (E²PROM) chip and to be interfaced microprocessor.

14. Ans: (d)

Sol: INTR is a non vectored interrupt. As such external hardware is required to supply vector address. SIM is not used with respect to INTR. The SIM is used for selective local masking of three hardware maskable vectored interrupts (RST 7.5, RST 6.5, RST 5.5).

Conventional Practice Solutions

01.

Sol: Given that, microprocessor has

Number of address lines (m) = 20

Number of data lines (n) = 16

(i) Addressing capacity = $2^m = 2^{20}$

Data handling capacity = -2^{n-1} to $(2^{n-1} - 1)$
 $= -2^{15}$ to $(2^{15} - 1)$

(ii) Number of memory ICs required

$$= \frac{2^{20} \times 16}{2^{16} \times 8} = 32$$

02.

Sol: • Interrupt enable flipflop gets disabled by 8085 when it vectors to an ISR after recognizing occurrence of an interrupt. As such, all the maskable interrupts are disabled automatically to avoid re-entrance.

- At the end of ISR, the programmer has to include EI instruction which sets the interrupt enable flipflop and enables the maskable interrupts.
- It is necessary to enable all the maskable interrupts before coming out of ISS.

03.

Sol:

- M₁ is program memory (ROM)
- M₂ & M₃ are Data memories (RAM)
- A₁₁ to A₁₅ of 8085 are used for chip selection for each memory.
A₀ to A₁₀ of 8085 are used for line selection within each memory.
- Size of each memory is 2KB since 11 Address lines are used for line selection

• Memory Address map

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	=0000H
																} M ₁
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	=8800H
																} M ₂
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	=A000H
																} M ₃
1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	

04.

Sol: 1. Two 2732 A (4 kB) EPROM ICs are interfaced to 8085
 4 KB = 2¹² B has 12 Address input pins (A₁₁ – A₀)

Byte difference for 4 kB is FFFH

EPROM1 - Starting address is 0000H

End address is 0000H

0000H + FFFH = 0FFFH

EPROM2 - Starting address is 1000H

End address is 1000H

1000H + FFFH = 1FFFH

2. Two 6116 (2kB) RAM ICs are also interfaced to 8085

2 kB = 2¹¹B has 11 address input Pins (A₁₀ – A₀)

Byte difference for 2 kB is 7FFH

RAM1 – Starting address is 2000H

End address is 2000H +

7FFH = 27FFH

RAM2 – starting address is 3000H (assuming discontinuous address mapping)

End address is 3000H +

7FFH = 37FFH

3. Two 8255 ICs are also interfaced to 8085,

8255 IC₁ - 4000H to 4003H

8255IC₂ - 5000H to 5003H

Assuming discontinuous address mapping


Address Map:


		A ₁₅ A ₁₄ A ₁₃ A ₁₂	A ₁₁ A ₁₀ A ₉ A ₈	A ₇ A ₆ A ₅ A ₄	A ₃ A ₂ A ₁ A ₀
4 KB EPROM1	0000H	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	0FFFH	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1
4 KB EPROM2	1000H	0 0 0 1	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	1FFFH	0 0 0 1	1 1 1 1	1 1 1 1	1 1 1 1
2 KB RAM1	2000H	0 0 1 0	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	27FFH	0 0 1 0	0 1 1 1	1 1 1 1	1 1 1 1
2 KB RAM2	3000H	0 0 1 1	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	37FFH	0 0 1 1	0 1 1 1	1 1 1 1	1 1 1 1
8255 IC1	4000H	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	4003H	0 1 0 0	0 0 0 0	0 0 0 0	0 0 1 1
8255 IC2	5000H	0 1 0 1	0 0 0 0	0 0 0 0	0 0 0 0
	⋮	⋮	⋮	⋮	⋮
	⋮	⋮	⋮	⋮	⋮
	5003H	0 1 0 1	0 0 0 0	0 0 0 0	0 0 1 1

- It can be observed from above address map that $A_{14} - A_{12}$ of 8085 can be used for selecting output lines of 74LS138 (3×8 decoder)
- For each EPROM IC, $A_{11} - A_0$ of 8085 can be used for byte selection
- For each RAM IC, $A_{10} - A_0$ of 8085 can be used for byte selection
- For each 8255 IC, $A_1 - A_0$ of 8085 can be used for port selection
- Decoding logic of 74LS138 is given below

$\overline{A_{15}}=0$ $\overline{G_{2B}}$ $\overline{G_{2A}}$ G_1	$A_{14} \ A_{13} \ A_{12}$ C B A			Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	
	0 0 1	0 0 0	0	1	1	1	1	1	1	1	1	1
0 0 1	0 0 1	1	0	1	1	1	1	1	1	1	1	→ Output Y_1 connected to \overline{CE} of EPROM2
0 0 1	0 1 0	1	1	0	1	1	1	1	1	1	1	→ Output Y_2 connected to \overline{CE} of RAM1
0 0 1	0 1 1	1	1	1	0	1	1	1	1	1	1	→ Output Y_3 connected to \overline{CE} of RAM2
0 0 1	1 0 0	1	1	1	1	0	1	1	1	1	1	→ Output Y_4 connected to \overline{CE} of 8255 IC ₁
0 0 1	1 0 1	1	1	1	1	1	0	1	1	1	1	→ Output Y_5 connected to \overline{CE} of 8255 IC ₂

4. The below given figure shows demultiplexing the time multiplexed address/data bus of 8085, power on reset circuit for 8085, generation of required control signals.





Chapter 10 Instruction set of 8085 & Programming with 8085

Objective Practice Solutions

01. Ans: (c)

Sol:

6010H : LXI H,8A79H ; (HL) = 8A79H

6013H : MOV A, L ; (A) ← (L) = 79

6014H : ADD H ; (A) = 0111 1001

+

; (H) = 1000 1010

; (A) = 0000 0011

CY = 1, AC = 1

6015H : DAA ; 66 Added to (A)
since CY = 1 &
AC = 1

; (A) = 69H

6016H : MOV H,A ; (H) ← (A) = 69H

6017H : PCHL ; (PC) ← (HL) = 6979H

02. Ans: (c)

Sol: 0100H : LXI SP, 00FFH ; (SP) = 00FFH

0103H : LXI H, 0107 H ; (HL) = 0107H

0106H : MVI A, 20H ; (A) = 20H

0108H : SUB M ; (A) ← (A) - (0107)

; (0107) = 20H

; (A) = 00H

The contents of Accumulator is 00H

03. Ans: (c)

Sol: LXI SP, 00FFH ; (SP) = 00FFH

LXI H, 0107 H ; (HL) = 0107H

MVI A, 20H ; (A) = 20H

SUB M ; (A) ← (A) - (0107)

; (0107) = 20H = M

; (A) = 00H

ORI 40H ; A ∨ 40H

A = 40H

ADD M ; 40H + 20H = 60H

04. Ans: (c)

Sol: SUB1 : MVI A, 00H A ← 00H

CALL SUB2 → program will shifted to
SUB 2 address location

SUB 2 : INR A → A

01H

RET → returned to the main program

∴ The contents of Accumulator after
execution of the above SUB2 is 02H

05. Ans: (c)

Sol: The loop will be executed until the value in
register equals to zero, then,

Execution time

= 9(7T + 4T + 4T + 10T) + (7T + 4T + 4T + 7T) + 7T

= 254T

06. Ans: (d)

Sol: H = 255 : L = 255, 254, 253, -----0

H = 254 : L = 0, 255, 254, -----0

|

H = 1 : L = 0, 255, 254, 253, -----0

H = 0 : —

→ In first iteration (with H = 255), the value in
L is decremented from 255 to 0 i.e., 255
times

→ In further remaining 254 iterations, the value in L is decremented from 0 to 0 i.e., 256 times
 ∴ 'DCRL' instruction gets executed for
 $\Rightarrow [255 + (254 \times 256)]$
 $\Rightarrow 65279$ times

07. Ans: (a)

Sol: "STA 1234H" is a 3-Byte Instruction and it requires 4 Machine cycles (Opcode fetch, Operand1 Read, Operand2 Read, Memory write). The Higher order Address ($A_{15}-A_8$) sent in 4 machine cycles is as follows
 Given "STA 1234" is stored at 1FFE_H

i.e.,

Address	Instruction
1FFE, 1FFF, 2000	STA 1234H

Machine cycle	Address ($A_{15}-A_0$)	Higher order address ($A_{15}-A_8$)
1. Opcode fetch	1FFE _H	1F _H
2. Operand1 Read	1FFF _H	1F _H
3. Operand2 Read	2000 _H	20 _H
4. Memory Write	1234 _H	12 _H

i.e. Higher order Address sent on $A_{15}-A_8$ for 4 Machine Cycles are 1F_H, 1F_H, 20_H, 12_H.

08. Ans: (d)

Sol: The operation SBI BE_H indicates $A-BE \rightarrow A$ where A indicates accumulator
 Thus the result of the subtraction operation is stored in the accumulator and the contents of accumulator are changed.

09. Ans: (c)

Sol: If the content in register B is to be multiplied with the content in register C, the contents of register B is added to the accumulator (initial value of accumulator is 0) for C times.

10. Ans: (c)

Sol: Push takes 12T states due to pre decrement and pop takes 10T states.

11. Ans: (d)

Sol:

Given $A = A7_{16} = \boxed{10100111}$ **CY** 0
 After executing RLC $\Rightarrow A = \boxed{01001111}$ 1
 $A = 4F_{16}$ and **CY** = 1

12. Ans: (b)

Sol: OUT: output data from accumulator to a port with 8-bit addresses. The contents of the accumulator are copied into the I/O ports specified by the operand.

IN: Input data to accumulator from a port with 8-bit address. The contents of the input port designated in the operand are read and loaded into the accumulator.

13. Ans: (a)

Sol: When RET instruction is executed by any subroutine then the top of the stack will be popped out and assigned to the PC.

14. Ans: (b)

Sol:

PUSH PSW \Rightarrow 1 Byte instruction
 \Rightarrow OPFC + 2T + MW1C + MW2C
 \Rightarrow Special OPFC + MW1C + MW2C
 \Rightarrow 3 Machine cycles

15. Ans: (c)

Sol: Flags are not affected for execution of data transfer instructions since there is no involvement of ALU.

16. Ans: (a)

Sol: Immediate addressing : LXI H, 2050H
 Implied addressing : RRC
 Register addressing : MOV A, B
 Direct addressing : LDA 30FF

17. Ans: (c)

Sol: 'DAD' instruction adds contents of HL register pair with specified register pair contents and stored in HL register pair.

18. Ans: (a)

Sol: Format of instruction Template:-

Label	Mnemonics	operand	comments
-------	-----------	---------	----------

19. Ans: (b)

Sol: Implicit addressing mode
 : RAL

Register-indirect addressing mode
 : MOV A, M

Immediate addressing mode
 : JMP 3FA0H

Direct addressing mode
 : LDA 03FCH

20. Ans: (a)

Sol: Total no. of machine cycles in CALL instruction is 18.

1. Opcode fetch = 6T
 2. Two memory READ machine cycles to read subroutine address = 3T + 3T = 6T
 3. Two memory WRITE machine cycles on the stack = 3T + 3T = 6T
- ∴ I/O was not used in CALL instruction.

21. Ans: (d)

Sol: PCHL : Transfer the contents of HL to the program counter.

SPHL : Transfer the contents of HL to the stack pointer

XTHL : Exchange the top of the stack with the contents of HL pair

XCHG : Exchange the contents of HL with those of DE pair

Conventional Practice Solutions

01.

Sol: i) DAD H; (HL) + (HL)

This instruction doubles the 16 bit number in HL pair which is equivalent to shifting that 16 bit number to left by 1 bit.

ii) First instruction should be initialization instruction for loading stack pointer (SP) with required 16 bit RAM address.

Ex: LXI SP, 2500H

i.e., stack should be properly initialized.

02.


Sol:

```

ORG 0000H
JMP MAIN
ORG 0100H

MAIN: XRA A
      MOV C,A
      LDA 4200H
      MOV B,A
      LDA 4201H
      ADD B
      JNC END
      INR C

END:  STA 4202H
      MOV A,C
      STA 4203H
      HLT
    
```



03.

Sol:

```

ORG 0000H
JMP MAIN
ORG 0100H

MAIN: LDA 2040H
      MOV B, A
      ANI 0FH
      STA 2041H
      MOV A, B
      ANI F0H
      RRC
      RRC
      RRC
      RRC
      STA 2042H
      HLT
    
```

04.

Sol:

```

ORG 0000H
JMP MAIN
ORG 2501H

NUM DB 96H

ORG 2100H

MAIN: LDA 2501H
      CMA
      ADI 01H
      STA 2502H
      HLT
    
```

06.


Sol:	12FFH = 4863d	Operation	No. of times of Execution
	LXI B, 12FFH	; (BC) ← 12FFH	1 time
DELAY:	DCX B	; (BC) ← (BC) - 1	4863 times
	XTHL	; (TOS) ← (HL)	4863 times
	NOP	; No operation	4863 times
	NOP	; No operation	4863 times
	MOV A, C	; (A) ← (C)	4863 times
	ORA B	; (A) ← (A) ∨ (B)	4863 times
	JNZ DELAY	; Jump to DELAY, if Z = 0	4863 times

$$\begin{aligned}
 \text{Total T-states} &= 1 \times (10T) + 4863 [6T + 16T + 4T + 4T + 4T + 4T + 10T] - 3T \\
 &= 10T + 23342T - 3T \\
 &= 233431T
 \end{aligned}$$

$$\begin{aligned}
 \text{Time} &= 233431T \times 0.30\mu\text{s} \\
 &= 70029.3\mu\text{s} \\
 &= 70.029\text{ms} \\
 &\cong 70.03\text{ms}
 \end{aligned}$$

07.

Sol: ORG 0000H
 JMP MAIN
 ORG 0100H
MAIN: LDA 4000H
 MVI C, 08H
LOOP: RLC
 JNC SKIP
 INR B
SKIP: DCR C
 JNZ LOOP
 MOV A, B
 RAR
 JC EVEN
 MVI A, DDH
 STA 4000H
 HLT
EVEN: MVI A, EEH
 STA 4000H
STOP: HLT



Chapter **11** 8086 Microprocessor

Objective Practice Solutions

01. Ans: (c)

Sol: 16-bit microprocessor has more speed and more data handling capability compared to 8-bit microprocessor.

03. Ans: (c)

Sol:

- 8086 μ P has 20 Address output lines. As such, a total of about 2^{20} i.e., 1MB memory can be directly addressed by 8086 μ P
- The programming model of 8086 μ P has the following registers
AX, BX, CX, DX
CS, DS, SS, ES
Flag registers, SP, IP, BP, SI, DI i.e., a total no. of 14 registers
- There are total 9 flags in 8086 μ P and the flag register is divided into two types.
 - (a) Status flags: The six status flags are
 1. Sign flag (S)
 2. Zero flag (Z)
 3. Auxiliary carry flag (AC)
 4. Parity flag (P)
 5. Carry flag (CY)
 6. Overflow flag (O)
 - (b) Control flags: The three control flags are
 1. Directional flag (D)
 2. Interrupt flag (I)
 3. Trap flag (T)

D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				O	D	I	T	S	Z		AC		P		CY

Fig: Format of flag register

04. Ans: (c)

Sol: Setting Trap flag puts the processor into single mode for debugging. In single stepping microprocessor executes an instruction and enters into single step ISR. If TF = 1, the CPU automatically generates an internal interrupt after each instruction,

02. Ans: (c)

Sol: In case of a 16-bit processor, a single instruction is enough to process a function. For processing the same function a long sequence of instructions will be required for a 8-bit processor.

allowing a program to be inspected as it executes instruction by instruction.

05. Ans: (b)

Sol: For 8086 μ P, the jump distance in bytes for short jump range is forward 127 and backward 128.

06. Ans: (a)

Sol: Number of address lines in 8086 is 20.
Address space is $2^{20} = 1\text{MB}$.

07. Ans: (d)

Sol: The instruction queue length in 8086 is 6 bytes and in 8088 is 4 bytes.

08. Ans: (d)

Sol: 8086 microprocessor can be operated in multiprocessor configuration when $\overline{\text{MN}}/\overline{\text{MX}}$ input connected to ground.

09. Ans: (d)

Sol: A 16 bit μP completes access of a word starting from even address in one bus cycle.

10. Ans: (b)

Sol: In relative base indexed Addressing mode, the 20 bit physical address of Data segment location is calculated as followed.

$$\begin{aligned} \text{P.A} &= (\text{D.S register}) \times 10\text{H} + (\text{B} \times \text{register}) \\ &\quad + (\text{DI register}) + 16 \text{ bit displacement} \\ &= 2100\text{H} \times 10\text{H} + 0158\text{H} + 1045\text{H} \\ &\quad + 1\text{B}57\text{H} \\ &= 21000\text{H} + 2\text{CF}4\text{H} \\ &= 23\text{CF}4\text{H} \end{aligned}$$

11. Ans: (a)

Sol: Effective Address = $(\text{C.S reg}) \times 10\text{H}$
 $+ (\text{IP reg})$
 $= 1\text{FABH} \times 10\text{H} + 10\text{A}1\text{H}$
 $= 20\text{B}51\text{H}$

12. Ans: (c)

Sol: SI is the source index, used as a pointer to the current character being read in a string instruction. It is also available as an offset to add to BX or BP when doing indirect addressing.

DI is the destination index, used as a pointer to the current character being written or compared in a string instruction. It is also available as an offset.

13. Ans: (b)

Sol: The intermediate wait states are always, inserted between the clock cycles T_2 and T_3 .

14. Ans: (a)

Sol: For a type 0 interrupt, the 8086 pushes the flag register on the stack, resets IF and TF and pushes the return addresses on the stack.

15. Ans: (c)

Sol: The interrupt vector table IVT of 8086 contains the starting CS and IP values of the interrupt service routine.

16. Ans: (d)

Sol: The 8086 arithmetic instructions work on Signed and unsigned numbers Unpacked BCD data.

17. Ans: (c)

Sol: LOOP and ROTATE instructions of an 8086 μP uses the contents of a CX register as a counter.

18. Ans: (c)


Sol: In a multi-processor configuration, the two co-processor instruction sets must be disjoint.

19. Ans: (b)

Sol: MOV [1234 H], AX
Move the contents of register AX to memory offset 1234 H and 1235 H.

Conventional Practice Solutions

01. Sol: ARCHITECTURE OF 8086 MICROPROCESSOR



SPECIAL FUNCTIONS OF GENERAL PURPOSE REGISTERS OF 8086

There are four 16bit general purpose Registers namely AX, BX, CX & DX registers in 8086 μ P. There are some special functions assigned to each general purpose register as given below

- **Special functions of AX Register:**
 - For IO data transfer operations, AL register acts as either source or as destination. For data output operations, AL register as source. For data input operations, AL register as destination.

Ex:

```
IN    AL, F8H
IN    AL, DX
OUT   F9H, AL
OUT   DX, AL
```

- ii) For few instructions, when operands are not specified in the instruction then machine implicitly assumes accumulator as the operand.

Ex: DAA
 DAS
 AAA

- iii) For multiplication operation, accumulator acts as one of the source operands and also as destination for result-strong similarly, accumulator acts as one of the operands in division operation.

• **Special Functions of BX Register:**

BX register is used to hold 16 bit offset Address in few indirect memory Addressing modes.

Ex: MOV [BX], AL
 MOV AX, 04[BX]

• **Special function of CX Register:**

8 bit CL register or 16bit CX register can be used as counter register in few instructions.

Ex: Loop instructions, rotate instructions, shift instructions

• **Special Functions of DX Register:**

- i) in variable IO port addressing mode, DX register is used as IO pointer register to hold 16bit port Address.

Ex: IN AL, DX
 OUT DX, AL

- ii) For multiplication operation of two 16 bit numbers, the higher order 16bits of 32bit result will be stored in DX register for division operation of 32bit/16bit, the 16bits of remain will be stored in DX register

02.

Sol: Disadvantages of 8085:

- 16-bit processing is complicated.
- Instruction set is simple.
- Speed is low.
- Process of fetch and execution takes place instruction by instruction.
- Less number of registers.

Advantages of 8086 over 8085

- 8086 μ P is a 16bit microprocessor i.e., the processing capacity and Data Handling capacity of 8086 μ P is 16bit
- The addressing capacity is 1MB
- fetching and execution operations can be pipelined.
- powerful instructions are made available. Instruction set is rich with string manipulation instructions and bit manipulation instructions
- can perform more complicated arithmetic and logical operations.
- high speed. Standard operating speed is 5MHz

Limitations of 8086:

- Probably the most important difference between an 8086 and a modern PC processor is that the 8086 has no hardware support for virtual memory.
- An 8086 is only one part of a complete computer system. It requires at least several other chips to function.
- One distinctive and annoying feature that was unique to the 8086 was its segmented addressing scheme. It made it difficult for any one process to grow larger than a certain limit and it was designed to run programs that had less than 64k of code and less than 64k of data. In other words, it was designed to support what PC programmers called "small model" programs.

03.

Sol: There are 2 types of unconditional CALL instructions available in ISA of 8086 namely Intrasegment CALL instructions (NEAR CALL instructions) and inter segment CALL instructions (FAR CALL instructions)

Intra segment CALL instructions:

- The current contents of IP register is pushed into stack and is initialized with specified target address, as specified below:

$$((SP)-1) \leftarrow (IPH)$$

$$((SP)-2) \leftarrow (IPL)$$

$$(SP) \leftarrow (SP)-2$$

$$(IP) \leftarrow \text{target address}$$

- Based on specification of target address, there are 2 types of intra segment CALL instructions namely direct near CALL instruction and indirect near CALL instruction.
- In direct near CALL instruction, target address is directly provided in instruction.

Ex:

CALL NEAR 3000H

CALL NEAR DELAY

- In indirect near CALL instruction, target address is available either in a register or memory.

Ex:

CALL NEAR BX

CALL NEAR wordptr[3000H]

CALL NEAR wordptr[BX]

CALL NEAR wordptr[SI]

Inter segment CALL instructions:

- The current contents of CS register and IP register are pushed into stack, and are initialized with target address as given below.

$$((SP)-1) \leftarrow (CSH)$$

$$((SP)-2) \leftarrow (CSL)$$

$$((SP)-3) \leftarrow (IPH)$$

$$((SP)-4) \leftarrow (IPL)$$

$$(SP) \leftarrow (SP)-4$$

$$(CS:IP) \leftarrow \text{target address}$$

- Based on specification of target address, there are 2 types of inter segment CALL instructions namely direct far call instruction and indirect far call instruction.

- In direct far call instruction, target address is directly provided in the instruction.

Ex: CALL FAR 3000:1200

CALL FAR DELAY

- In indirect far call instruction, target address is available in memory.

Ex: CALL FAR dwordptr [1200]

CALL FAR dwordptr [BX]

CALL FAR dwordptr [SI]

04.

Sol i)

- The architecture of 8086 μ p is divided into two functional units namely Bus interfacing unit (BIU), and Execution unit (EU).
- BIU is the fetch unit & EU is the execute unit where the functional operations of both units are asynchronous, independent but overlapping.

Functions of BIU

- Provides Bus connectivity
- Fetches code of instructions from code segment and stores them in 6 byte Queue.
- Generates 20bit physical addresses of segment locations
- Sends data to RAM locations or output devices
- Receives data from RAM locations or input devices

Functions of EU:

- Gets the code from Queue & decodes
- Using decoded version, generates necessary control signals & required for execution
- Performs Arithmetic & logical operations

Functional working of 8086 μ P

- Upon application of reset pulse, the Queue will be empty BIU runs instruction-fetch machine cycle and fetches code from code segment and puts in Queue
- The EU gets the code decodes it and generates machine level information regarding timing & control signals. Based on the decoded version of code, EU completes execution.

- If EU requires external memory/IO access for execution, then it makes a request to BIU. Such request will be honoured by BIU only after completion of currently running fetch operation.

ii) Elements of BIU to support its functions:

- Memory interface
- All four segment Registers (CS reg, DS reg, ES reg, SS reg) and Instruction pointer
- 6 Byte Queue whose working principle is FIFO
- Shifter and Adder circuit

Elements of EU to support its functions

- Decoder unit
- Control unit
- Arithmetic and Logical unit
- Flag register
- 4 general purpose registers (AX, BX, CX, DX)
- 4 offset registers (SP, BP, SI, DI)

Instruction pipelining:

In the 8086 there is a 6 byte instruction prefetch queue which is used to prefetch instruction bytes while the processor is working on processing earlier bytes. In this way, it is statistically possible that the next opcode can be fetched and available to the processor when it is done with the prior opcode and it wants the next opcode. This is called pipelining, or caching, and it can speed up processing. Of course, if the processor branches, the prefetched instruction bytes have to be discarded. Modern processors actually have branch prediction algorithms to help this issue.

Cases	BIU	EU
Case 1: Queue is Empty	Runs Instruction fetch machine cycle, fetches the code from code segment and puts in Queue	Remains idle
Case 2: Queue is full	Remains idle	Gets the code from Queue for execution
Case 3: Queue is empty with few Bytes filled	Runs Instruction fetch machine cycle, fetches code of from code segment and puts in Queue	Gets the code from Queue for execution

Chapter 12

Microcontroller

Objective Practice Solutions

01. Ans: (c)

Sol: Out of the 128-byte internal RAM of the 8051, only 16 bytes are bit-addressable. The bit-addressable RAM locations are 20H to 2FH.

02. Ans: (a)

Sol: The internal RAM size is 128 bytes and internal ROM size is 4KB.

03. Ans: (a)

Sol: In the 8051, the stack pointer points to the last used location of the stack. As we push data onto the stack, the stack pointer is incremented by one.

04. Ans: (c)

Sol:

$$\begin{array}{r} (A) = 9CH = 1001\ 1100 \\ +64H = 0110\ 0100 \\ \hline 0000\ 0000 \end{array}$$

AC = 1 since there is a carry from bit D3 to bit D4

CY = 1 since there is a carry from bit D7

P = 0 since there are zero 1s in result i.e., Even Parity.


05. Ans: (c)

Sol: ORG is a Assembler directive that directs the assembler to store the program code from 2000H.

This will not be converted into machine code.

06. Ans: (c)

Sol: RAM memory space allocation in the 8051



07. Ans: (d)

Sol: The answer is 08H.

Conventional Practice Solutions

01.

Sol: ORG O
 MOV R₀, # 14H
 MOV A, # 00H
 MOV R₂, # 01H

Back: ADD A, R₂
 INC R₂
 DJNZ R₀, Back
 MOV 40_H, A

Here: SJMP Here
 END

02.

Sol: Given: 10 bytes of Data
 External memory location 8050H
 Internal memory location 30H

MOV R₀, # 30H : R₀ is loaded
 with 30H
 MOV R₁, # 0AH : R₁ is loaded
 with 0AH
 MOV DPTR, #8050H : The data
 pointer points to 8050H Address location
 MOV A, #00H :
 Accumulator is loaded with 00H (Clear
 Accumulator)

COPY:MOV A, @ DPTR : The data of
 which DPTR points will be moved to the
 Accumulator

MOV @ R₀, A : The
 Accumulator data will be moved to the
 location whose

Address is available in R₀

INC R₀ : Increment

R₀

INC DPTR : Increment

Data Pointer

DJNZ R₁, COPY : Decrement

R₁ and Jump to COPY if R₁ is not equal to
 zero

END : END

Chapter 13

Embedded Systems

Objective Practice Solutions

01. Ans: (b)

Sol: A real time embedded system is defined as, a system which gives a required output in a particular time. These types of embedded systems follow the time deadlines for completion of a task.

So, Microwave oven is a real time embedded system.

02. Ans: (b)

Sol: A system on chip (SOC) is an integrated circuit commonly applied in the area of embedded system.

03. Ans: (d)

Sol: When selecting a processor in an embedded system one should take instruction set, processor ability and max bits in the operand into consideration.

04. Ans: (a)

Sol: The Inter-integrated circuit (I2C) is a protocol intended to allow multiple slave digital integrated circuits (chips) to communicate with one or more master chips.

Conventional Practice Solutions

01.

Sol:

An embedded system has three main components Embedded in it

1. Embedded system hardware:

It has hardware similar to general purpose computer. The hardware includes embedded memory peripheral and input-output devices. It embeds main application software. The application software may perform concurrently multiple tasks.




fig.2. Embedded System Hardware

A Processor is main unit of any computing system. The processor is heart of the embedded system. The processor has two essential units:

- (1) Program Flow Control Unit (CU)
- (2) Execution Unit (EU)

The processor runs the cycles of fetch and execution of a set of instructions.

Processor chip or core in an embedded system can be one of the following.

1. Microcontroller (or) Embedded processor
2. Application specific Instruction set processor (ASIP)

Ex: Microcontrollers, DSP (or) Input- output (or) Domain specific processor

3. Single purpose processor as an additional processor

Ex: Coprocessor like graphic processing, floating point processing, Accelerator, controller, ASSP (Application specific system processor).

Embedded system hardware's basic task is to receive input, process it and provide the output




fig.3

The basic hardware is built to meet the requirement of the information processing system of the Embedded appliance. The information processing system consists of a processor and the peripherals to maintain and manage input and output interfaces. The processors are microprocessors and microcontrollers. The criteria in selecting the processor are energy efficiency and providing high code density. This reduces the power consumption and memory requirements of the embedded system.

Microcontroller Based system:

A microcontroller is essentially a CPU (central processing unit) or processor with integrated memory or peripheral devices. It requires fewer external components. It is preferred for smaller embedded systems.

Microprocessor Based system:

A microprocessor has CPU, but use external chips for memory and peripheral interfaces. They require more devices on the board, but they allow more expansion and selection of exact peripherals. It is used for larger embedded systems.

In some cases custom designed chips may be used for a particular application. One example is DSP, where a DSP processor is used for processing audio and image files. It requires quick processing as they are used in application like mobile phones.

Along with the processor, the Hardware consists of number of Building blocks in a PCB or in ASIC or on the SOC.

1. Power source
2. Clock oscillator and clocking unit
3. System Timer
4. Real time Clock (RTC)
5. Reset circuit, power-up Reset and watch dog - Timer Reset
6. Memory
7. I/O ports, I/O Buses and I/O Interfaces

8. Bus
9. Data Converters
10. LED, LCD
11. Key Board, Key pad
12. Interrupt Handler

2. Embedded system software:

The software in Embedded systems is embedded in the ROM, flash memory or media card. The system doesn't have a secondary hard disk or CD memory as in a computer.

It embeds main application software. Application software performs a series of tasks, processes or threads.

The software is coded in variety ways.

Embedded software ROM Image:

Coding software in Machine code:

Machine code is the most basic code that is used for the processor unit. The code is normally Hex code and provides basic instructions for each operation of the processor. This form is rarely used in present embedded systems.

Coding of software in programming language:

Machine code is difficult to understand and debug and it is very laborious. To overcome this high level languages are preferred. Linux (or) RTOS (or). Net Framework is also used in Embedded programming.

3. Real Time Operating system (RTOS):

It embeds Real time operating system (RTOS). The RTOS supervises the application software and controls the access to system resources. It enables finishing the execution of the tasks of a program within specified time intervals.

It provides a mechanism to let the processor run a process as scheduled and context switch between the various processes. It sets the rules during the execution of the Application software.

02.

Sol:

Embedded System Characteristics:

1. Programs are preloaded (or) embedded in the ROMs or flash memory.
2. Real Time and Multirate operations define the ways in which the system works, reacts to events, interrupted and schedules the systems functioning in real time. It achieves these by following a plan to control latencies and to meet the dead lines.
'Latency' means time interval between the instance of need to respond and start of the actual execution.
3. Dedicate set of functions
4. Complex dedicated purpose algorithms
5. Complex dedicated-purpose programmed Hardware and graphic and other user interfaces (GUIs)
6. Multirate operations with different predetermined time constraints, to finish different operations:

Ex: Screen touch