

ESE | GATE | PSUs

ELECTRONICS & TELECOMMUNICATION ENGINEERING

DIGITAL CIRCUITS & MICROPROCESSORS

Text Book : Theory with worked out Examples and Practice Questions Number Systems

(Solutions for Text Book Practice Questions)

Objective Practice Solutions

01. Ans: (d)

Chapter 🔛 |

Sol: $135_x + 144_x = 323_x$ $(1 \times x^2 + 3 \times x^1 + 5 \times x^0) + (1 \times x^2 + 4 \times x^1 + 4 \times x^0)$ $= 3x^2 + 2x^1 + 3x^0$ $\Rightarrow x^2 + 3x + 5 + x^2 + 4x + 4 = 3x^2 + 2x + 3$ $x^2 - 5x - 6 = 0$ (x-6) (x+1) = 0 (Base cannot be negative) Hence x = 6.

(OR)

As per the given number x must be greater than 5. Let consider x = 6

 $(135)_6 = (59)_{10}$

 $(144)_6 = (64)_{10}$

 $(323)_6 = (123)_{10}$

 $(59)_{10} + (64)_{10} = (123)_{10}$ So that x = 6

02. Ans: (a)

Sol: 8-bit representation of

 $+127_{10} = 01111111_{(2)}$

1's complement representation of

-127 = 10000000.

2's complement representation of

-127 = 10000001.

No. of 1's in 2's complement of

$$-127 = m = 2$$

No. of 1's in 1's complement of

-127 = n = 1

 \therefore m: n = 2:1

03. Ans: (c)

Sol: In 2's complement representation the sign bit can be extended towards left any number of times without changing the value. In given number the sign bit is ' X_3 ', hence it can be extended left any number of times.

04. Ans: (c)

Sol: Binary representation of $+(539)_{10}$:

	1.00		
2	539		
2 2 2	269	-1	
	134	-1	
2<br 2 2	67	-0	
2	33	-1	
2	16	-1	
2	8	0	
2	4	_0_	
2	8 4 2	-0	
	1	-0	

 $(+539)_{10} = (10000 \ 11 \ 0 \ 11)_2 = (00100 \ 0011011)_2$ 2's complement $\rightarrow 110111100101$

Hexadecimal equivalent \rightarrow (DE5)_H

05. Ans: 5

Since


Sol: Symbols used in this equation are 0,1,2,3 Hence base or radix can be 4 or higher $(312)_x = (20)_x (13.1)_x$ $3x^2 + 1x^1 + 2x^0 = (2x^1+0) (x+3x^0+x^{-1})$ $3x^2 + x + 2 = (2x) \left(x+3+\frac{1}{x}\right)$ $3x^2 + x + 2 = 2x^2 + 6x + 2$ $x^2 - 5x = 0$ x(x-5) = 0 x = 0(or) x = 5x must be x > 3, So x = 5


	ACE Engineering Publications	3		Digital & Microprocessors
06.	Ans: 3	0)9.	Ans: (b)
Sol:	$123_5 = x8_y$	S	Sol:	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	$1 \times 5^2 + 2 \times 5^1 + 3 \times 5^0 = x.y^1 + 8 \times y^0$			\star \star \star \star
	25 + 10 + 3 = xy + 8			(111 101) (110 101)
	$\therefore xy = 30$			C. 3 7 D. 2 6 \downarrow \downarrow \downarrow \downarrow \downarrow
	Possible solutions:			$\begin{array}{ccc} \downarrow & \downarrow & \downarrow \\ (011\ 111) & (010\ 110) \end{array}$
	i. $x = 1, y = 30$			
	ii. $x = 2, y = 15$ iii. $x = 3, y = 10$	1	0.	Ans: (a)
	\therefore 3 possible solutions exists.			2's complement arithmetic is preferred in
07.	Ans: 1			digital computers because it is efficient and one representation for zero.
Sol:	The range (or) distinct values			
	For 2's complement $\Rightarrow -(2^{n-1})$ to $+(2^{n-1}-1)$	- 1	1.	Ans: (a)
	GIN	S	Sol:	$(11X1Y)_8 = (12C9)_{16}$
	For sign magnitude	A.		$8^4 + 8^3 + 8^2 X + 8 + Y$
	$\Rightarrow -(2^{n-1}-1) \text{ to } +(2^{n-1}-1)$			$= 16^3 + (2 \times 16^2) + (12 \times 16) + 9$
	Let $n = 2 \Rightarrow$ in 2's complement			4096 + 512 + 64X + 8 + Y
	$-(2^{2-1})$ to $+(2^{2-1}-1)$			
	-2 to $+1 \Rightarrow -2, -1, 0, +1 \Rightarrow X = 4$			=4096+512+192+9
	$n = 2$ in sign magnitude $\Rightarrow -1$ to $+1 \Rightarrow Y = 3$			$\therefore 4616 + 64X + Y = 4809$
	X - Y = 1			64X + Y = 193
				By verification option (a) is correct.
08.	Ans: (c)			
Sol:	(a) $(68)_{16} = (001 \ 101 \ 000)_2$ Sinc	e 1	2.9	Ans: (d)
	$= (1 5 0)_8$	S	Sol:	2's comp no: $a_3 a_2 a_1 a_0$
	(b) $(8C)_{16} = (010 \ 001 \ 100)_2$			
	(b) $(8C)_{16} = (\begin{array}{c} 010 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$			2's comp no. using 6 bits
	$= (2 \ 1 \ 4)_8$			
	(c) $(4F)_{16} = (001\ 001\ 111\)_2$ = $(1\ 1\ 7)_8$			$\rightarrow \qquad a_3 \ a_3 \ a_3 \ a_2 \ a_1 \ a_0$
	$= (1 \ 1 \ 7)_8$			(2's comp no)× 2 + 1
	(d) $(5D)_{16} = (001\ 011\ 101\)_2$ = $(1\ 3\ 5\)_8$			$\rightarrow \qquad a_3 \ a_3 \ a_2 \ a_1 \ a_0 \ 1$
ACE E	ngincering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar •	ucknow	v • Patı	na • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

ACE Engineering Publications	4 Postal Coaching Solutions
Conventional Practice Solutions	03. Sol:
01. Sol: 1) $110.01 + 1.011$ = 110.010 $\frac{1.011}{111.101}$ = 111.101	i) $(1A53)_{16} = (1 \times 16^3) + (10 \times 16^2)$ $+ (5 \times 16) + (3 \times 16^\circ)$ = 4096 + 2560 + 80 + 3 $= (6739)_{10}$ ii) $(93)_{16} = (147)_{10}, (DE)_{16} = (222)_{10}$ $(93)_{16} + (DE)_{16} = 147 + 222 = (369)_{10}$ $= (171)_{16}$ iii) $(11010)_2$ $= 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2 + 0 \times 2^0$
2) $(11101.01)_2$ = $(1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0)$ + $(0 \times 2^{-1}) + (1 \times 2^{-2})$ = $16 + 8 + 4 + 1 + 0.25$ = $(29.25)_{10}$	$= 1 \times 2 + 1 \times 2 + 0 \times 2 + 1 \times 2 + 0 \times 2$ $= 16 + 8 + 0 + 2 + 0 = 26$
 3) 11100.101 - 101.01 11100.101 <u>11010.110</u> (2's complement of 101.01 is) 10111.011 4) Convert (111000)₂ to octal = 111 000 	
$=(70)_{\circ}$	e 1995
$(A5F1)_{16} = (1010 \ 0101 \ 1111 \ 0001)_2$	
$= (001 \ 010 \ 010 \ 010 \ 111 \ 110 \ 001)_2$ $= (001 \ 010 \ 010 \ 111 \ 110 \ 001)_2$ $= (001 \ 010 \ 0$	
$=(1\ 2\ 2\ 7\ 6\ 1)_8$	
ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar •	Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Chapter 2

Logic Gates & Boolean Algebra






Engineering Publications	7	Digital & Microprocessors
13. Ans: (b) Sol: (A) $ab + bc + ca + abc$ bc (1 + a) + ca + ab bc + ca + ab Inverse function $(\overline{ab + bc + ca})$ $= \overline{a} \ \overline{b} + \overline{b} \ \overline{c} + \overline{c} \ \overline{a}$ (B) $ab + \overline{a} \ \overline{b} + \overline{c}$ Inverse function $= \overline{ab + \overline{a} \ \overline{b} + \overline{c}}$ $= (\overline{a} + \overline{b}) (a + b) c$ $= (\overline{a} + \overline{b}) c$ $= (\overline{a} + b) c$ (C) $(a + bc)$ Inverse function $= \overline{a + bc}$		 16. Ans: (c) Sol: A NAND gate represents a universal logic family. Only two NAND gates are sufficient to accomplish any of the basic gates. Statement-I is true but statement-II is false.
$= \overline{a}(\overline{b} + \overline{c})$ (D) $(\overline{a} + \overline{b} + \overline{c})(a + \overline{b} + \overline{c})(\overline{a} + \overline{b} + c)$ Inverse function $\overline{(\overline{a} + \overline{b} + \overline{c})(a + \overline{b} + \overline{c})(\overline{a} + \overline{b} + c)}$		
$(\overline{a} + \overline{b} + \overline{c})(a + \overline{b} + \overline{c})(\overline{a} + \overline{b} + c)$ = $abc + \overline{a}bc + ab\overline{c}$ 14. Ans: (c) Sol: AND gate : Boolean multiplication OR gate : Boolean addition NOT gate : Boolean complementation	ice 1	995 E
 15. Ans: (a) Sol: When all inputs of a NAND-gate a shorted to get a one input, one output gat it becomes an inverter. When all inputs of a NAND-gate are logic '0' level, the output is at logic ' level. Both statements are true and statement-II the correct explanation of statement-I. 	e, at 1' is	w • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

ACE

Conventional Practice Solutions


01.

Sol: The given don't care & expression can be realized as follows:






The circuitry for above minimal expression using NAND gates as follows. Let us assume that variables are available in complement form also.



03.

Sol:



$$= \overline{W}[1 + \overline{X}] + \overline{X}YZ$$
$$= \overline{W} + \overline{X}YZ$$

Thus from expression for the output f, WE can conclude that gate no.(2) is redundant and even if the gate is removed from the circuit the output expression is


$$f = \overline{W} + \overline{X}YZ$$

f


ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijavawada • Vizag • Tirupati • Kolkata • Ahmedabad




K - Maps











 \therefore Total number of prime implicants of the function 'f' is 3.



No. of essential prime implicants = 4.




Postal Coaching Solutions

Conventional Practice Solutions

01.


Sol: Given circuit diagram is



Series combination: AND gate Parallel combination: OR gate $Y = A(B + \overline{C}) + \overline{A}B + (A + \overline{B})C$ $= AB + A\overline{C} + \overline{A}B + AC + \overline{B}C$ $= B(A + \overline{A}) + A\overline{C} + AC + \overline{B}C$ $= B + A + \overline{B}C = A + B + C$

02.

Sol: The circuit diagram gives in the question is redrawn as



Output of gate G_1 will definitely be 0. If any one of the input of G_2 is 0, output of G_2 is definitely 1. Output of gate $G_3 = \overline{A}$ Output of gate G_4 , $f = \overline{\overline{A}} = A$ $\therefore f = A$

.. I — A ACE Engineering Publications

03.

1995

Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijavawada • Vizag • Tirupati • Kolkata • Ahmedabad

Sol: Given K-map is

<hr/>					
xy xy	00.	01	11	.10	_
00	d		0	1	_
01	0	1	d	0	
11	1	d	d	0	
10	d	0	0	d	
				!	

The minimized SOP expression from the given k map is

for the expression in equation (1) the Literal count = 8

xy	v 00	01	11	10
00	[đ]	1	0	1
01	0	1		0
11	1	d	<u>d</u>	0
10	ŀd	0	0	d

The minimized POS expression is $y = (\overline{x} + y)(\overline{z} + \overline{w})(\overline{y} + \overline{z})(x + z + w)$ ----- (2) For the expression in equation (2) the Literal count = 9

Chapter **Z**

Combinational Circuits

Objective Practice Solutions

01. Ans: (d)

- **Sol:** Let the output of first MUX is " F_1 "
 - $F_1 \!=\! \mathbf{A} I_0 \!\!+\! \mathbf{A} I_1$

Where A is selection line, I_0 , $I_1 = MUX$ Inputs

$$F_1 = \overline{S}_1 \cdot W + S_1 \cdot \overline{W} = S_1 \oplus W$$

Output of second MUX is

$$F = \overline{A}.I_0 + A.I_1$$

 $F = \overline{S}_2.F_1 + S_2.\overline{F}_1$

$$F = S_2 \oplus F_1$$

But $F_1 = S_1 \oplus W$

- $F = S_2 \oplus S_1 \oplus W$
- i.e., $F = W \oplus S_1 \oplus S_2$

02. Ans: 19.2

- **Sol:** One AND/OR gate delay = $1.2 \ \mu s$
 - One XOR gate delay $= 2.4 \ \mu s$ Full Adder with 2 Half Adder

HA1 Since A B HA2 Sum C Carry

In one F.A; Sum delay = $4.8 \mu s$ Carry delay = $2.4 + 1.2 + 1.2 \mu s = 4.8 \mu s$

:. RippleCarry waiting time = $4.8 \times 3 = 14.4 \,\mu s$

Final Result time = $14.4 + 4.8 = 19.2 \mu sec$

03. Ans: (a)

Sol: The given circuit is binary parallel adder/subtractor circuit. It performs A+B, A–B but not A + 1 operations.

K	C ₀	Operation	
0	0	A+B (addition)	
0	1	A+B+1(addition with carry)	
1	0	$A + \overline{B}$ (1's complement addition)	
1	1	$A + \overline{B} + 1$ (2's complement subtraction)	

04. Ans: (d)

Sol: It is expansion of 2:4 decoders to 1:8 demultiplexer A_1 , A_0 must be connected to S_1 , S_0 i.e.., $R = S_0$, $S = S_1$

Q must be connected to S_2 i.e., $Q = S_2$

P is serial input must be connected to D_{in}

05. Ans: 6

Sol: $T = 0 \rightarrow NOR \rightarrow MUX \ 1 \rightarrow MUX \ 2$ $2ns \quad 1.5ns \quad 1.5ns$ Delay = 2ns + 1.5ns + 1.5ns = 5ns $T = 1 \rightarrow NOT \rightarrow MUX \ 1 \rightarrow NOR \rightarrow MUX \ 2$ $1ns \quad 1.5ns \quad 2ns \quad 1.5ns$

Delay = 1ns + 1.5ns + 2ns + 1.5ns = 6ns

Hence, the maximum delay of the circuit is 6ns.

06. Ans: -1

Sol: When all bits in 'B' register is '1', then only it gives highest delay.

 \therefore '-1' in 8 bit notation of 2's complement is 1111 1111.

07. Ans: (d)


Sol: The race hazard problem does not occur in combinational circuits.

The output of a combinational circuit depends upon present inputs only.

Statement-I is false but Statement-II is true.


08. Ans: (b)

Sol: A de-multiplexer can be used as a decoder. A decoder with enable input acts as a demultiplexer, while using Enable input as a data input line. De-multiplexer is realized using AND gates.




09. Ans: (b)


Sol: Half Adder




D-Flipflop



T-Flipflop




Exclusive - OR



10. Ans: (b)





 \rightarrow A 6-variable function can be implemented using 6-input MUX.

11. Ans: 195

Sol: In a 16 bit parallel binary adder, the carry has to propagate 15 stages plus the maximum of time taken for producing sum and carry worst case Delay, $T = 15 \times 12 + 15$ T = 180 + 15T = 195ns.

I = 195ns.

12. Ans: (b)


Sol: Any Boolean function can be realized by using a suitable multiplexer.

A multiplexer can be realized using NAND and NOR gates, which are universal gates.

Both statements are correct but statement-II is not a correct explanation for statement-I.


Conventional Practice Solutions

01. Sol:




Truth table:

ACE



If different logic gates are used then minimum number of gates required is 3



	ACE
3-2K	Engineering Publications

Digital & Microprocessors

02.

Sol:

(a) Ex - 3 to 2421 code converter

Dec no.	Ex-3 Code	2 4 2 1 code
	$E_3 E_2 E_1 E_0$	Y ₃ Y ₂ Y ₁ Y ₀
0	0 0 1 1	0 0 0 0
1	0 1 0 0	0 0 0 1
2	0 1 0 1	0 0 1 0
3	0 1 1 0	0 0 1 1
4	0 1 1 1	0 1 0 0
5	1 0 0 0	1 0 1 1
6	1 0 0 1	1 1 0 0
7	1 0 1 0	1 1 0 1
8	1 0 1 1	1 1 1 0
9	1 1 0 0	1 1 1 1
	DIA	

K map for Y₃

	∖E1E	Eo	4.			
	· · · · ·	00	01	11	10	
	$E_3 E_2$ 00	d	d	0	d	
	01	0	0	0	0	
	11	$\overline{1}$	d	d	d	
	10	1	1	_1	<u>1</u> ,	
$Y_{3} = E_{3}$						

\€1E	7.			
$E_3 E_2$	00	01	11	10
00	d	d	0	d
01	0	0	$\begin{bmatrix} 1 \end{bmatrix}$	0
11	1	d		dì)
10	0	1	1	1,


ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Since

1995


K-Map for Y₁

ACE



$$\begin{split} \mathbf{Y}_1 &= \mathbf{E}_3 \mathbf{E}_1 \mathbf{E}_0 + \overline{\mathbf{E}}_3 \overline{\mathbf{E}}_1 \mathbf{E}_0 + \mathbf{E}_3 \mathbf{E}_1 \mathbf{E}_0 + \overline{\mathbf{E}}_3 \mathbf{E}_1 \overline{\mathbf{E}}_0 + \mathbf{E}_3 \mathbf{E}_2 \\ \mathbf{Y}_1 &= \mathbf{E}_3 \mathbf{E}_2 + \mathbf{E}_3 \oplus \mathbf{E}_1 \oplus \mathbf{E}_0 \end{split}$$

K-Map for Y₀



$$\mathbf{Y}_0 = \mathbf{E}_0$$

02.

Sol:


(b) The excess -3 code table

Dec	BCD Code	Ex-3 Code		
0	0000	0011		
1	0001	0100		
2	0010	0101		
3	0011	0110		
4	0100	0111		
5	0101	1000		
6	0110	1001		
7	0111	1010		
8	1000	1011		
9	1001	1 1 0 0		

A self complementary code is a code in which the code of a number and code of 9's complement of that number are complementary to each other so from above table eg: if number is 3 its Ex-3 code is 0110. 9's complement of 3 in Ex-3 code is 1001 which is complementary to 0110. Thus Ex-3 code is a self complementary code.

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad


03. Sol:



 $F_1 = \sum m(4, 5, 7)$

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad


Postal	Coac	hing	Sol	lutions
i Ustai	Guat	ning	30	lucions



18



Sequential Circuits



	ACE Engineering Publications			20					Pos	stal Coachi	ng Sc	olutions
06. Sol:	Ans: (b)				07.	Ans	: (b))				
501:	CLK	Serial in= $B \oplus C \oplus D$	ABCD		Sol:	J	K	Q	\overline{Q}_n	T = (J + C)))	Q _{n+1}
	0	1	1 0 1 0 1 1 0 1			0	0	0	1	$\frac{\left(\mathbf{K} + \overline{\mathbf{Q}}_{n}\right)}{0.1 = 0}$		ר 0
	23	$\begin{array}{c} 0 \longrightarrow \\ 0 \longrightarrow \\ 0 \longrightarrow \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			0	0 1	1 0	0	1.0 = 0 0.1 = 0		$\begin{bmatrix} 0 \\ 1 \end{bmatrix} Q_n$
	4 5	$\begin{array}{c} 0 \longrightarrow \\ 1 \longrightarrow \\ 0 \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			0	1 0	1 0	0	1.1 = 1 1.1 = 1		$0 \downarrow 0$ 1 1
	6 7	$0 \longrightarrow 1 \longrightarrow 1$	0 1 0 0 1 0 1 0			1 1	0	1 0	0 1	1.0 = 0 1.1 = 1		<u>ו ז ו</u> וו
		7 clock pulses		ft		1	1	1	0	1.1 = 1		$0\int \overline{Q}_n$
	register be	ecome 1010 agair		ERI	No		$Q_n 0$	0	01	11	1	0
			ENGINE			40	র ব _ি					
						1 	<u>Î</u>	1				(1
						T = .	J Q	$\frac{1}{n} + k$	$XQ_n =$	$(J+Q_n)$ (K	$+\overline{Q_n}$)
08. Sol:	Ans: 1.5			V	<u>/- 0</u>							
		$\begin{array}{c c} Clk & Q_1 & Q_2 \\ \hline 0 & 0 & 1 \end{array}$	$\begin{array}{c ccc} Q_3 & Q_4 & Q_5 \\ \hline 0 & 1 & 0 \\ \hline \end{array}$	5 Y	$r = Q_3 \cdot$	+ Q5						
		$\begin{vmatrix} 1 \\ 2 \end{vmatrix} = \begin{vmatrix} 0 \\ 1 \\ 0 \end{vmatrix}$	1 0 1 0 1 1 0 1	1	<							
		$\begin{vmatrix} 2 \\ 3 \end{vmatrix} = \begin{vmatrix} 1 \\ 0 \end{vmatrix} = 0$		ce ¹	199	5		2				
		$\begin{vmatrix} 4 \\ 5 \end{vmatrix} \begin{vmatrix} 1 \\ 0 \\ 1 \end{vmatrix} = 0$	1 0 0 0 0	1								
	The wave	form at OR gate		<u> </u>	~	π		7				
		$\begin{array}{c c} A & \\ \hline \\ 0 & T & 2T & 3T \\ \hline \\ \hline \end{array}$	4T 5T		,							
	Average p	$T_1 = 5T$										
	$P = \frac{V_{Ao}^2}{R}$	$ = \frac{1}{R} \left[\frac{Lt}{T_1 \to \infty} \frac{1}{T_1} \int_0^{T_1} \sum_{i=1}^{T_1} \frac{1}{T_1} \int_0^{T_1} \sum_{i=1}^{T_1} \frac{1}{T_1} \sum_{i=1}^{T_1} T$	$y^{2}(t) dt = \frac{1}{RT_{1}} \left[$	$\int_{T}^{2T} A$	d^2 dt +	$\int_{3T}^{5T} \mathbf{A}$	² dt					
	$=\frac{A^2}{RT_1}$	-[(2T – T) + (5T –	$-3T)] = \frac{A^2.3T}{R(5T)} =$	$=\frac{5^2.1}{10\times 10^2}$	$\frac{3}{5} = 1$.5mW	V					
ACE E	ngineering Public	ations Hyderabad • Delhi •	Bhopal • Pune • Bhubaneswa	r • Luckn	10w • Patn	a • Benga	aluru •	Chennai	• Vijayaw	ada • Vizag • Tirup	ati • Kolka	ita • Ahmedabad

09. Ans: (b)

Sol:

Present	Next	State	Output (Y)		
State	X = 0	X = 1	X = 0	X = 1	
А	Α	Е	0	0	
В	C	Α	1	0	
С	В	Α	1	0	
D	Α	В	0	1	
Е	Α	С	0	1	

Step (1):

By replacing state B as state C then state

B, C are equal.

Reducing state table				
Present state	Next state			
	X = 0	X = 1		
А	A	Е		
В	В	А		
В	В	A		
D	A	В		
Е	Α	В		

Step (2):

Reducing state table					
Next state					
X = 0	X = 1				
А	Е				
В	А				
А	В				
А	В				
	Next si $X = 0$ A A A	Next state $X = 0$ $X = 1$ AEBAAB			

State D, E are equal, remove state E and replace E with D in next state.

Reducing state table				
Present state	Next state			
	X = 0	X = 1		
А	А	D		
В	В	А		
D	А	В		
D	А	В		

Finally reduced state table is

Reduced state table					
Present state Next state					
	X = 0	X = 1			
Α	А	D			
В	В	А			
D	А	В			
4					

 \therefore 3 states are present in the reduced state table.

10. Ans: (c)

Sol: State table for the given state diagram

	State	Input	Output
	S ₀	0	1
5	S ₀	1	0
	S ₁	0	1
	S ₁	1	0

Output is 1's complement of input.

11. Ans: (c)

Sol: In state (C), when XYZ = 111, then Ambiguity occurs Because, from state (C) \Rightarrow When X = 1, Z = 1 \Rightarrow N.S is (A) When Y = 1, Z = 1 \Rightarrow N.S is (B)

ACE Engincering Publications Hyderat

Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Since

19


	ACE	22	Postal Coaching Solutions
Ÿ <u></u>	Engineering Publications		r obtar obacining obtations
12. Sol:	Ans: (c) For Asynchronous sequential circuits clock is applied at one flip flop and the next stage receives clock from previous stage output.	C I	13. Ans: (d)Sol: Master slave JK flip flop is a edge triggered flip flop.
14.	Ans: (b)		
Sol:	Divider	:	Bi stable multivibrator
	Clips input voltage at Two predetermined le	vels :	Schmitt trigger
	Square wave generator	:	Astable multivibrator
	Narrow current pulse generator	:	Blocking oscillator
15. Sol:	 Ans: (a) A flip-flop is a bistable multivibrator. A flip-flop remains in one stable state indefinitely until it is directed by an inpusignal to switch over to the other stable state. Both statements are correct and statement-II is correct explanation of statement-I. 	t e 1	NG ACAO
	 Ans: (a) The collection of all state variables (memory element stored values) at any time, contain all the information about the past, necessary to account for the circuit's future behaviour. A change in the stored values in memory elements changes the sequential circuit from one state to another. Both statements are correct and statement - II is correct explanation of statement-I. 	n 4 7 1	

Conventional Practice Solutions



Sol: State diagram:

ACE



State table:


Input	Present state	Next state	Output
0	А	A	0
1	А	В	OFE
0	В	C	0
1	В	В	0
0	C C	D	0
1	C	В	0
0	D	А	0
1	D	Е	0
0	Е	C	0
1	Е	В	0


Implementing the given sequence detector using D-flipflops:

1		-	8 F F
Input S	Present state	Next state	Output
input o	$Q_2 \ Q_1 \ Q_0$	$D_2 \ D_1 \ D_0$	output
0	0 0 0	0 0 0	0
0	0 0 1	0 1 0	Since 1995
0	0 1 0	0 1 1	0
0	0 1 1	0 0 0	0
0	1 0 0	0 1 0	1
0	1 0 1	$\times \times \times$	0
0	1 1 0	\times \times \times	0
0	1 1 1	\times \times \times	0
1	0 0 0	0 0 1	0
1	0 0 1	0 0 1	0
1	0 1 0	0 0 1	0
1	0 1 1	$1 \ 0 \ 0$	0
1	1 0 0	0 0 1	0
1	1 0 1	\times \times \times	0
1	1 1 0	\times \times \times	0
1	1 1 1	× × ×	0

K-maps:

ACE Engineering Publications





02.


S	പ	•
D	U	

	esent ate	,	Nex	t Sta	te	Flij	p Floj	p Inp	outs		
Q ₂	\mathbf{Q}_{1}	\mathbf{Q}_{0}	\mathbf{Q}_2	\mathbf{Q}_{1}	\mathbf{Q}_{0}	\mathbf{J}_2	\mathbf{K}_{2}	\mathbf{J}_1	\mathbf{K}_{1}	\mathbf{J}_{0}	K ₀
0	0	0	0	1	0	0	×	1	×	0	×
0	1	0	1	0	1	1	×	×	1	1	×
1	0	1	1	1	0	×	0	1	×	×	1
1	1	0	0	0	0	×	1	×	1	0	×

Excitation Table

Qn	Q _{n+1}	J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

1, 3, 4, 7 are minterms taken as don't cares for this problem.



ACE	
Engineering Publications	

26

03. Sol

No.	•
501	

Present State			Next State			FF Inputs				
Q ₂	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	$D_2 = O_2$	$D_1 = O_1$	$D_0 = O_0$		
1	0	1	0	1	0	0	1	0		
0	1	0	1	1	0	1	1	0		
1	1	0	1	0	1	1	0	1		

K – map for O₂:

K-map for O₁:

 $Q_1 Q_0$

1

K-map for O₀:

 $Q_1 Q_0$

0

1

Х

Х

 $O_0 = Q_2 Q_1$

00

01

 $\mathbf{O}_1 = \overline{\mathbf{Q}}_2 + \overline{\mathbf{Q}}_1 = \overline{\mathbf{Q}_2 \mathbf{Q}_1}$

01

Х

0

11

Х

11

X


10

0 6

10

0

1






Sol:

1995

I/P	Present State			ext ate		FF	I/Ps	5
W	Q ₁	Q_0	$Q_1^{\scriptscriptstyle +}$	$Q_0^{\scriptscriptstyle +}$	\mathbf{J}_1	K_1	J_0	K_0
0	0	0	0	0	0	×	0	×
0	0	1	1	0	1	×	×	1
0	1	0	1	0	×	0	0	×
0	1	1	1	1	×	0	×	0
1	0	0	0	1	0	×	1	×
1	0	1	0	1	0	×	×	0
1	1	0	1	1	×	0	1	×
1	1	1	0	0	×	1	×	1

K- map for J₁:



K- map for K₁:


 $Q_1 Q_0$ 01 11 10 1 0 × X 1 × $K_1 = WQ_0$ K- map for J₀:

$\mathbf{W}^{\mathbf{Q}_{1}}$	Q ₀ 00	01	11	10
w 0	0	×	×	2
1		× 5	× 7	1

10

X

צ





Since

Engineering Publications	27	Digital & Microprocessors
$A \downarrow \downarrow$		





Logic Gate Families

Objective Practice Solutions

01. Ans: (b)

Sol: V_{OH}(min):-

(High level output voltage)

The minimum voltage level at a Logic circuit output in the logic '1' state under defined load conditions.

Vol(max):-

(Low level output voltage)

The maximum voltage level at a logic circuit output in the Logical '0' state under defined load conditions.

 $V_{IL}(max)$:- (Low level input voltage) The maximum voltage level required for a logic '0' at an input. Any voltage above this level will not be accepted as a Low by the logic circuit.

V_{IH}(min) :- (High level Input voltage) The minimum voltage level required for logic '1' at an input. Any voltage below this level will not be accepted as a HIGH by the Logic circuit.




Fig: currents and voltages in the two logic states.

02. Ans: (b)

Sol: Fan out is minimum in DTL

(High Fan-out = CMOS)

Power consumption is minimum in CMOS. Propagation delay is minimum in ECL (fastest = ECL)

03. Ans: (b)


Sol: When $V_i = 2.5V$,

 Q_1 is in reverse active region

- Q_2 is in saturation region
- Q_3 is in saturation region
- Q_4 is in cut-off region

04. Ans: (d)

Sol: The given circuit can be redrawn as below:



$$OUT = (PQ) = PQ$$

= P AND Q

05. Ans: (b)

Sol: As per the description of the question, when the transistor Q_1 and diode both are OFF then only output z = 1.

X	Y	Ζ	Remarks
0	0	0	Q ₁ is OFF, Diode is ON
0	1	1	Q ₁ is OFF, Diode is OFF
1	0	0	Q_1 is ON, Diode is OFF
1	1	0	Q ₁ is ON, Diode is OFF

Hence $Z = \overline{X}Y$

06. Ans: (c)

Sol: Propagation delay time is less in Schottky transistor because it is not entering in to saturation region. Schottky transistors operate in active region whenever it is ON.

07. Ans: (b)

Sol: To obtain high Switching speed BJT operated in active region. In the active region BJT works as a linear element.

08. Ans: (a)

Sol: When transistor switches are to be used in an application where speed is a premium, it is better to reduce the storage time.

It is comparatively easy to reduce storage time rather than the rise time and fall time of a transistor switch.

Both statements are true and statement-II is the correct explanation of statement-I.

09. Ans: (a)

Sol: The TTL NAND gate in tri-state output configuration can be used for a bus arrangement with more than one gate output connected to a common line.


The tri-state configuration has a control input, which control the bus line.


Both statements are true and statement-II is the correct explanation of statement-I. Since

Conventional Practice Solutions

01.


Sol: a) Y = AB





Note: We can generate $\overline{A}, \overline{B}$ by using two more inverters. So, the total number of MOSFETS required to implement Ex - OR operation of A, B is 12.

d) Ex - NOR of A, B is given by




Note: We can generate $\overline{A}, \overline{B}$ by using two more inverters. So, the total number of MOSFETS required to implement Ex - NOR operation of A, B is 12.

02.

30

Sol:

a) Consider transmission gate as shown below.



If X = 1 NMOS is in ON state

P MOS is in ON state

Then Y = AX

If X = 0 PMOS is in OFF state

N MOS is in OFF state

Then Y = 0

For the given figure in Question the output is

If C = 1, then Y = A

i.e., in general Y = AC

If C = 0, then Y = B

i.e., in general $Y = B\overline{C}$

 \therefore Total output Y = AC + B \overline{C}


b) $Y = AC + B\overline{C}$

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

If C replaced by B, A replaced by \overline{A}

B replaced by A

 $Y = AC + B\overline{C}$, $Y = \overline{A}B + A\overline{B}$





Semiconductor Memories

Objective Practice Solutions

01. Ans: (b)

- Sol: Square of a 4 bit number can be at most 8 - bit number. { i.e $(1111)_2 = (15)_{10}$ $[(15)_{10}]^2 = (225)_{10}$ }.

Therefore ROM requires 8 data lines.

Data is with size of 4 bits

ROM must require 4 address lines and 8 data lines

 $ROM = 2^n \times m$

n = inputs (address lines), m = output linesn = 4, m = 8.

02. Ans: (a)


Sol: ROM is used to design a combinational circuit. The number of address lines of the ROM is equal to the number of input variables in the truth table.

> ROM is represented as $2^n \times m$ where 2^n inputs and m output lines.

[Where n = address bits]

03. Ans: (b)


Sol:



At the rising edge of the First clock pulse the content of location $(0110)_2 = 6 \Rightarrow 1010$ appears on the data bus, at the rising of the second clock pulse the content of location $(1010)_2 = 10_2 \implies 1000$ appears on the data bus.

05. Ans: (b)

Sol: 1-bit SRAM memory cell is



In 2 Inverters, output of the 1^{st} Inverter is connected to Gate Input of 2^{nd} Inverter and vice versa.

06. Ans: (c)

Sol: SRAM is relatively high speed memory that stores the most recently used instructions. \therefore It is preferred when the requirement is of lower access time.

ACE Engineering Publications	33	Postal Coaching Solutions
---------------------------------	----	---------------------------

07. Ans: (b)

- **Sol:** SRAM : This contains conventional storage like latches (BJT or MOSFET) and has both Read and Write operation.
 - ROM : This contains conventional storage like latches (BJT or MOSFET) and it is non volatile.
 - PLA : This contains a set of AND, OR and INVERT logic gates and can be programmed.
 - DRAM : This contains only MOSFET's and needs periodic refreshing.

Since

Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijavawada • Vizag • Tirupati • Kolkata • Ahmedabad

08. Ans: (d)

Sol: SRAM is more expensive and less dense than DRAM and is therefore not used for high capacity, low - cost applications such as main memory in personal computers.

09. Ans: (a)

ACE Engineering Publications


Sol: In DRAM the bit is stored as a charge in capacitor, and it is made up of MOS transistors.

34

Conventional Practice Solutions

01.

Sol: As there are 128 words 7 address lines are required. For the random access R/W memory no. of data lines is 8. If the write enable pin is 1, the data lines behave as input lines. If the write enable pin is 0, the random access R/W memory will read data.




No. of address lines = 7 No. of data inputs / outputs = 8 Write enable = 1 Chip selected = 1 Total = 17

02.

Sol:

(a) Bipolar static RAM cell:



Static RAM memory cells are essentially Flip-flops that will stay in a given state (store a bit) indefinitely, provided that power to the circuit is not interrupted. The bipolar cell contains two bipolar transistors and two resistors. The bipolar cell requires more chip area than the MOS cell because a bipolar transistor is more complex than a MOSFET, and because the bipolar cell requires separate resistors while the MOS cell uses MOSFETS as resistors $(Q_3 \text{ and } Q_4)$.

WRITE Operation:

The data is stored in BJT RAM cell in the following manner are kept, there by :

- 1) The cell is first selected by keeping the X and Y select lines high.
- 2) To write a '1' at position y, the '1' sense line is grounded.
- 3) Q₂ goes to saturation when X, Y select lines are turned to low.
- 4) A '1' is then latched in the cell so that a '1' is written into the cell at position y.
- 5) To write a '0' in the cell '0' sense line is grounded.

X and Y select lines are kept high and corresponding cell is selected.

READ operation from RAM:

- 1) The sense lines '0' and '1' are grounded.
- 2) If the cell contains '1' then y = 1. Transistor Q_2 goes to the saturation and the current will then be present in the '1' sense line.
- 3) Q_1 remains in the cut-off condition and no current flows in '0' sense line.
- 4) The read operation is non destructive. Once the read operation is performed, the contents in the cell remain intact.
- 5) The current present in a sense line is then amplified and the bit corresponding to that current will be stored in a shift register.

02.

Sol:

(b) MOSFET Dynamic RAM (DRAM) cell:

The earlier DRAMs were made using 3-transistor cell, which were later replaced by 1-transistor cell. Fig(a) shows a 1-transistor DRAM cell.

35

Read operation:

capacitor.

Write Operation:

capacitor (1 or 0).

For reading or writing operation, the word lines (Row) is to be selected which switches ON the transistor. The output enable OE LOW will enable the output buffer, making its output same as the bit line which is at the same logic level as the voltage on the

capacitor. Thus, the output is at logic 1 corresponding to the capacitor charged

and logic 0 corresponding to discharged

With the row line selected, the write enable

WE LOW allows writing into the cell. If

the D_{in} bit is 1, the capacitor gets charged to

logic 1 through the ON transistor, whereas,

if D_{in} bit is 0, the capacitor gets discharged

through the ON transistor to the logic 0.

when the WE is made HIGH, the charge on

the capacitor remains trapped on the



ACE Engineering Publications





Fig. (a) A 1- transistor DRAM cell

In this cell, the data bit is stored in a small capacitor rather than in a latch used for SRAM cell. Also, in this cell, only one transistor and a capacitor are required per bit, compared to six transistors in SRAM. This allows DRAM to have very high density in comparison to SRAM. The main disadvantage in a DRAM cell is that since the charge is stored in a capacitor, which can not hold it over an extended period of time. Therefore, the stored bit can not remain unless the charge is replenished or refreshed periodically. This requires additional circuitry.

Fig (b): shows a DRAM cell along with the simplified circuitry for read, write, and refresh operations.



02.

Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijavawada • Vizag • Tirupati • Kolkata • Ahmedabad

transistors, two NMOS and two PMOS, that form two cross-coupled inverters.

Sol:

54° 22	ACE
	ACE
	Engineering Publications

Two additional transistors T_5 and T_6 serve to control the access to a storage cell for read and write operations. Access to the cell is enabled by the word line (WL) which controls the two transistors T_5 and T_6 which, in turn control whether the cell should be connected to the bit lines BL and \overline{BL} . These bit lines are used to transfer data for both read and write operations.

Read operation:

Assume that the content of the memory is Q = 1. the read cycle is started by precharging both the bit lines BL and \overline{BL} to logic 1, then asserting the word line WL = 1 enables both the access transistors T₅ and T₆. The values stored in Q and \overline{Q} are now transferred to the bit lines by leaving BL at its precharged value and discharging \overline{BL} through the transistors T_1 and T_5 to logic 0. on the BL side, the transistors T_4 and T_6 pull the bi lines to V_{CC} , i.e., logic 1. If the content of memory is Q = 0, the opposite will happen and \overline{BL} would be pulled towards 1 and BL towards 0.

Write operation:

For writing into the cell, the bit to be stored is applied at BL and its inverse at \overline{BL} . When the word line WL is asserted, the value to be stored is latched. The new bit replaces the earlier bit stored.



A/D & D/A Converters

Objective Practice Solutions


01. Ans: (b)

Chapter

Sol:

CLK	Counter	Decoder	V ₀
	$Q_2 \ Q_1 Q_0$	$D_3 D_2 D_1 D_0$	
1	0 0 0	0 0 0 0	0
2	0 0 1	0 0 0 1	1
3	0 1 0	0 0 1 0	2
4	0 1 1	0 0 1 1	3
5	1 0 0	1 0 0 0	8
6	1 0 1	1 0 0 1	9
7	1 1 0	1 0 1 0	10
8	1 1 1	1 0 1 1	-11

02. Ans: (b) Sol:



$$R_{equ} = (((((2R||2R)+R)||2R)+R)||2R)+R)||2R)$$

$$R_{equ} = R = 10k \Omega.$$

$$I = \frac{V_R}{R} = \frac{10V}{10k} = 1mA.$$

Current division at $\frac{I}{16}$

$$=\frac{1\times10^{-3}}{16}=62.5\,\mu\,\mathrm{A}$$

03. Ans: (c)

Sol: Net current at inverting terminal,

$$I_i = \frac{I}{4} + \frac{I}{16} = \frac{5I}{16}$$

$$V_0 = -I_i R = -\frac{5I}{16} \times 10k\Omega$$
$$= \frac{-5 \times 1 \times 10^{-3} \times 10 \times 10^3}{16}$$
$$= -3.125V$$

04. Ans: (d)

Sol: Given that $V_{DAC} = \sum_{n=0}^{3} 2^{n-1} b_n$ Volts $V_{DAC} = 2^{-1} b_0 + 2^0 b_1 + 2^1 b_2 + 2^2 b_3$ $\Rightarrow V_{DAC} = 0.5 b_0 + b_1 + 2 b_2 + 4 b_3$

Initially counter is in 0000 state

	Up 2	V _{DAC} (V)	o/p of
	counter o/p		comparator
	b ₃ b ₂ b ₁ b ₀		
	0 0 0 0	0	1
	0 0 0 1	0.5	1
	0 0 1 0	1	1
	0 0 1 1	1.5	1
	0 1 0 0	2	1
	0 1 0 1	2.5	1
	0 1 1 0	2 2.5 3	1
95	0 1 1 1	3.5	1
	1 0 0 0	4	1
	1 0 0 1	4.5	1
	1 0 1 0	5	1
	1 0 1 1	5.5	1
	1 1 0 0	6	1
	1 1 0 1	6.5	0

When $V_{DAC} = 6.5$ V, the o/p of comparator is '0'. At this instant, the clock pulses to the counter are stopped and the counter remains in 1101 state.

 \therefore The stable reading of the LED display is 13.

ACE Engineering Publications

Engineering Publications	38 Digital & Microprocessors
05. Ans: (b)	08. Ans: (d)
Sol: The magnitude of error between V_{DAC} & V_i	Sol: Ex: $f_{in} = 1 \text{ kHz} \rightarrow f_s = 2 \text{ kHz}$
at steady state is $ V_{DAC} - V_{in} = 6.5 - 6.2 $	$f_{in} = 25 \text{ kHz} \leftarrow f_s = 50 \text{ kHz}$
= 0.3 V	1. Max conversion time = $2^{N+1}T = 2^{11}.1 \ \mu s$
	$= 2048 \ \mu s$
06. Ans: (a)	2. Sampling period = $T_s \ge$ maximum
Sol: In Dual slope	conversion time
ADC \Rightarrow V _{in} T ₁ = V _R .T ₂	$T_s \ge 2048 \ \mu s$
$\Rightarrow V_{in} = \frac{V_R T_2}{T_1}$	3. Sampling rate $f_s = \frac{1}{T_s} \le \frac{1}{2048 \times 10^{-6}}$
$=\frac{100\mathrm{mV}\times370.2\mathrm{ms}}{\mathrm{ms}}$	$f_s \le 488$ $f_s \le 500$ Hz
=	Enving
DVM indicates = 123.4	4. $f_{in} = \frac{T_s}{2} = 250 \text{Hz}$
07. Ans: (d) Sol: No. of bits = 8, Reference voltage = $8V$ Counter 1 1 1 1 0 0 0 0	09. Ans: (b) Sol: $V_{in}^{1} = \frac{V_{in}}{RC_{eq}}T$ V_{in}^{m} $T_{C_{eq}}$ V_{in}^{1} V_{in}^{1} V_{in}^{1} has to settle down within $\frac{1}{2}$ LSB of full scale value.
	Ce 199 i.e $\frac{509}{510}$ V _{in} = $\frac{V_{in}T}{75 \times (255 \times 8 \times 10^{-12})}$
4 bits are driven 4 bits are grounde	$\Rightarrow T = (75 \times 255 \times 8 \times 10^{-12}) \times \frac{509}{510}$
Maximum peak to peak amplitude of the	
waveform at the output of the digital to	r r r s
analog converter is	$T_s \ge 0.15 \text{ m sec}$
$V_{max} = \frac{V_{ref}}{2^n} (d_n 2^n)$	$f_s max = \frac{1}{Ts_{min}}$
$=\frac{8}{256}\times240$	$=\frac{1}{0.15 \times 10^{-6}}$ Hz
= 7.5V	≈ 6 Megasamples
ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswa	r • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Ans: (a) Dual-slope A/D converter is the most preferred A/D conversion approach in digital multimeters.	15. Ans: (b)Sol: Resolution for n-bit A/D converter in percentage.
Dual-slope A/D converter provides high accuracy in A/D conversion, while at the same time suppressing the hum effect on the input signal. Both Statements are true and statement-II is the correct explanation of statement-I	$= \frac{1}{2^{n} - 1} \times 100$ $= \frac{1}{2^{12} - 1} \times 100$ $= 2.442 \times 10^{-4} \times 100$
the correct explanation of statement-1.	=0.02442
Ans: (d)SAR type ADC: Settling time for n-bits is $(n+2)$ T clock pulsesFlash ADC: (2^n-1) comparators	
Dual slope ADC : Works well even in noisy environment	ING ACAA
on the input	
Dual slope ADC:Hum rejection approximationCounter-ramp ADC :Conversiontime	
Successive ADC : single amplitude Fixed conversion time, depends on the number of bits	1005
Simultaneous ADC: High speed operation	1995
Ans: (a) The output of an 8-bit A to D converter is 40H for an input of 2 5V	
ADC has an output range of 00 to FFH for an input range of $-5V$ to $+5V$. Both Statements are true and statement-II is the correct explanation of statement-I.	
Ans: (c) Digital ramp converter is the slowest ADC. Conversion time for digital ramp ADC is not	
	Dual-slope A/D converter is the most preferred A/D conversion approach in digital multimeters. Dual-slope A/D conversion, while at the same time suppressing the hum effect on the input signal. Both Statements are true and statement-II is the correct explanation of statement-I. Ans: (d) SAR type ADC : Settling time for n-bits is (n+2) T clock pulses Flash ADC : (2^n-1) comparators required for n-bit dual Dual slope ADC : Works well even in noisy environment Counter DAD : Settling time dependent on the input Ans: (c) Dual slope ADC : Hum rejection approximation Counter-ramp ADC : Conversion time dependent on single amplitude Successive ADC : Fixed conversion time, depends on the number of bits Simultaneous ADC: High speed operation Ans: (a) The output of an 8-bit A to D converter is 40H for an input of 2.5V. ADC has an output range of 00 to FFH for an input range of $-5V$ to $+5V$. Both Statements are true and statement-II is the correct explanation of statement-II is

Conventional Practice Solutions

01.

Sol: We know that (from superposition theorem) $V_{01} = -V_{Ref} (b_0 + b_1 2^1 + b_2 2^2 + b_3 2^3 + b_4 2^4 + b_5 2^5 + b_6 2^6 + b_7 2^7)$

$$V_{02} = -V_{\text{Ref}} (b_8 + b_9 2^1 + b_{10} 2^2 + b_{11} 2^3 + b_{12} 2^4 + b_{13} 2^5 + b_{14} 2^6 + b_{15} 2^7)$$

The correct value corresponding to an 16-bit DAC is,

$$\mathbf{V}_0 = -\mathbf{V}_{\text{Ref}} \left[\mathbf{b}_0 + \mathbf{b}_1 \ 2^1 + \dots + \mathbf{b}_{15} \ 2^{15} \right]$$

from virtual ground concept

$$\frac{0 - V_{01}}{R} + \frac{0 - V_{02}}{1k} + \frac{0 - V_{0}}{1k} = 0$$

$$\therefore \frac{V_{01}}{1} + \frac{V_{02}}{R} = \frac{-V_{0}'}{1}$$

$$\frac{1k\Omega}{V = 0}$$

$$V_{01} \downarrow V_{02}$$

$$V_{01} \downarrow V_{02}$$

$$Analog output V_{0} = -V_{0}'$$

$$\frac{V_{0}}{1} = \frac{-V_{\text{Ref}}(b_{0} + b_{1} 2^{1} + \dots + b_{7} 2^{7})}{1} + \frac{V_{\text{Ref}}}{R}$$

$$[b_{8} + \dots + b_{15} 2^{7}]$$

 $V_0 = -V_{Ref}[b_0 + b_1 2^1 + ... + b_{15} 2^{15}]$ Comparing, we have

 $R = 0.5 k\Omega$

02.

40

Sol:

a) Given f = 100 kHz $\tau = \frac{1}{\tau} = \frac{1}{\tau} = 100 \text{ kHz}$

$$\tau = \frac{1}{f} = \frac{100}{100k} = 10^{-5} \text{ sec}$$

N = number of bits = 8

Maximum conversion time of an 8 bit digital ramp ADC is $2^n \tau$

$$\tau_{\text{Ramp}} = 2^{n} \tau = 2^{8} \text{ x } 10^{-5} = 2.56 \text{ m sec}$$

= 2560 µ sec

Maximum conversion time of successive approximation type counter of 8 bit is n τ .

$$\tau_{\text{Successive}} = n \tau = 8 \times 10^{-5} = 80 \ \mu \text{ sec}$$

Maximum conversion time of flash type ADC

$$\tau_{\rm Flash} = \tau = 10^{-3}$$

$$= 10 \ \mu \ sec$$


$$\frac{\tau_{\text{ramp}}}{\tau_{\text{successive}}} = \frac{2560}{80} = 128; \quad \frac{\tau_{\text{successive}}}{\tau_{\text{Flash}}} = \frac{80}{10} = 8$$
$$\frac{\tau_{\text{ramp}}}{\tau_{\text{Flash}}} = \frac{2560}{10} = 256$$

b) 3 - bit Flash type ADC:

The Flash converter is the highest – speed ADC. The Flash converter in figure has a 3-bit resolution and a step size of 1V. The voltage divider sets up reference levels for each comparator so that there are seven levels corresponding to 1V, 2V.......7V. The V_A is connected to another input of each comparator.

With $V_A < 1V$ all the comparator outputs C_1 to C_7 will be "HIGH". With $V_A > 1V$, one or more of the comparator outputs will be low.

The comparator outputs are fed into an active - low priority encoder that generates a binary output corresponding to the highest - numbered comparator output that is "Low".



Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Postal Coaching Solutions

1

1

Digital

Outputs

А

0

1

C B

0 0

0 0

41

Analog

input

0 - 1 V

1 - 2 V

1 1 1 1

0 1 1 1

 V_A

Comparator outputs

 $C_1 C_2 C_3 C_4 C_5 C_6 C_7$

1

1

1




Architecture, Pin Details of 8085 & Interfacing with 8085

Objective Practice Solutions	02. Ans: (d) Sol:			
01. Ans: (a) Sol: chip select is an active low signal for $\overline{chipselect} = 0$; the inputs for NAND gate must be let us see all possible cases for $\overline{chipselect} = 0$ condition	 Both the chips have active high chip select inputs. Chip 1 is selected when A₈ = 1, A₉ = 0 Chip 2 is selected when A₈ = 0, A₉ = 1 Chips are not selected for combination 			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	 of 00 & 11 of A₈ & A₉ Upon observing A₈ & A₉ of given address Ranges, F800 to F9FF is not represented 03. Ans: (d) 501: The I/O device is interfaced using "Memory Mapped I/O" technique. The address of the Input device is A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀ 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 =F8F8_H The Instruction for correct data transfer is = LDA F8F8H 			
A_2 to A_7 are used for chip selection	1995			
$A_{2} \xrightarrow{0} \\ A_{3} \xrightarrow{0} \\ A_{4} \xrightarrow{0} \\ A_{5} \xrightarrow{1} \\ A_{$	 04. Ans: (b) Sol: Output 2 of 3×8 Decoder is used for selecting the output port. ∴ Select code is 010 A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₀ 0 1 0 1 0 0 0 			
$\begin{array}{c} A_{6} \\ A_{7} \\ \hline \end{array} \\ \hline \end{array} \\ A_{7} \\ \hline \end{array} \\ A_{7} \\ \hline \end{array} \\ A_{7} \\ \hline \\ A_{$	 ⇒ 5000H This mapping is memory mapped I/O 			
.: Address space is 60H to 63H ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lu	cknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad			
ACE Engincering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lu	cknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad			




ACE



Postal Coaching Solutions

07. Ans: (a) Sol:

ACE



A₁₅, A₁₄ are used for chip selection

A₁₃, A₁₂, A₁₁ are used for input of decoder

A ₁₅ A ₁₄	A ₁₃ A ₁₂ A ₁₁	A_{10} A_0
Enable of	Input of decoder	Address of
decoder		chip

Size of each memory block = $2^{11} = 2K$

08. Ans: (a)

Sol: The data path contains all the circuits to Sol: A processor can reference a memory stack process data within the CPU with the help of without specifying an address. which data is suitably transformed. The address is always available and It is the responsibility of the control path to automatically updated in the stack pointer. generate control and timing signals as Both Statements are true and statement-II is required by the opcode. the correct explanation of statement-I. Both Statements are true and statement-II is the correct explanation of statement-I. 11. Ans: (c) Sol: The programmer has to initialize the stack pointer based on design requirements. **09.** Ans: (b) Sol: Program counter is a register that contains 12. Ans: (b) the address of the next instruction to be Sol: The DMA technique is more efficient than executed. the Interrupt-driven technique for high volume I/O data transfer. IR (Instruction Register) is not accessible to The DMA technique does not make use of programmer. the Interrupt mechanism. Both Statements are true but statement-II is Both Statements are true but statement-II is not correct explanation of statement-I. not correct explanation of statement-I.

44

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

10. Ans: (a)

	ACE
--	------------

45

13. Ans: (c)

Sol: A microcontroller has onchip (inbuilt) memory, where as a microprocessor has no such internal memory.

The program to be run by microprocessor is to be store in separate memory (E^2PROM) chip and to be interfaced microprocessor.

14. Ans: (d)

Sol: INTR is a non vectored interrupt. As such external hardware is required to supply vector address. SIM is not used with respect to INTR. The SIM is used for selective local masking of three hardware maskable vectored interrupts (RST 7.5, RST 6.5, RST 5.5).

Conventional Practice Solutions

01.

Sol: Given that, microprocessor has

Number of address lines (m) = 20

Number of data lines (n) = 16

(i) Addressing capacity = $2^m = 2^{20}$ Data handling capacity = -2^{n-1} to $(2^{n-1} - 1)$

$$= -2^{15}$$
 to $(2^{15} - 1)$

(ii) Number of memory ICs required

$$=\frac{2^{20}\times 16}{2^{16}\times 8}=32$$

02.

- Sol: Interrupt enable flipflop gets disabled by 8085 when it vectors to an ISR after recognizing occurance of an interrupt. As such, all the maskable interrupts are disabled automatically to avoid re-entrance.
 - At the end of ISR, the programmer has to include EI instruction which sets the interrupt enable flipflop and enables the maskable interrupts.
 - It is necessary to enable all the maskable interrupts before coming out of ISS.

03.

Sol:

- M₁ is program memory (ROM)
- M₂ & M₃ are Data memories (RAM)
- A₁₁ to A₁₅ of 8085 are used for chip selection for each memory. A₀ to A₁₀ of 8085 are used for line selection within each memory.
- Size of each memory is 2KB since 11 Address lines are used for line selection

Memory Address map

A_1	5 A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	=0000H
			•													M_1
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	=07FFH
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	=8800H
			•													M_2
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	_=8FFFH
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	ר A000H=
																> M ₃
1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	=A7FFH

04.

CINEERING

- Sol: 1. Two 2732 A (4 kB) EPROM ICs are interfaced to 8085
 - 4 KB = 2^{12} B has 12 Address input pins (A₁₁ A₀)

Byte difference for 4 kB is FFFH

- EPROM1 Starting address is 0000H End address is 0000H 0000H + FFFH = OFFFH EPROM2 - Starting address is 1000H End address is 1000H 1000H + FFFH = 1FFFH
- 2. Two 6116 (2kB) RAM ICs are also interfaced to 8085

 $2 \text{ kB} = 2^{11}\text{B}$ has 11 address input Pins (A₁₀ – A₀) 95

Byte difference for 2 kB is 7FFH

- RAM1 Starting address is 2000H End address is 2000H + 7FFH = 27FFH
- RAM2 starting address is 3000H (assuming discontinuous address mapping) End address is 3000H + 7FFH = 37FFH
- 3. Two 8255 ICs are also interfaced to 8085,
 - 8255 IC₁ 4000H to 4003H

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

$8255IC_2\mbox{--}5000\mbox{H}$ to $5003\mbox{H}$

Assuming discontinuous address mapping

Address Map:

	$A_{15}A_{14}A_{13}A_{12}$	$A_{11}A_{10}A_{9}A_{8}$	$A_7A_6A_5A_4$	$A_3A_2A_1A_0$
4 KB EPROMI	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
(0FFFH			0 0 0 0	
4 KB EPROM2		÷		0000
1FFFH				1 1 1 1
2 KB 2000H	$\begin{array}{c ccc} 0 & 0 & 1 & 0 \\ \vdots & \vdots & \vdots \\ \vdots & \vdots & \vdots \\ \end{array}$	0 0 0 0 .	0 0-0 0	0 0 0 0
RAM1 27FFH		0 1 1 1	1 1 1 1	1111
2 KB RAM2	$\begin{array}{c} 0 \\ \vdots \\$		0 0 0 0	0 0 0 0
37FFH	00 <u>0</u> 11	0 1 1 i	1111	1 1 1 1
$ \begin{array}{c} 8255\\ \text{IC1} \end{array} \begin{cases} 4000H\\ \cdot\\ \cdot \end{array} $	0 1 0 0	0000	0000	0 0 0 0
4003H	0 1 0 0	0000	0 0 0 0	0 0 1 1
8255 IC2 { 5000H	0 1 0 1	$\begin{smallmatrix} 0 & 0 & 0 & 0 \\ & & \cdot \\ & & \cdot \\ & & \cdot \\ \end{split}$	0 0 0 0	0 0 0 0
5003H	0 1 0 1	0000	0 0 0 0	0 0 1 1

• It can be observed from above address map that A_{14} - A_{12} of 8085 can be used for selecting output lines of 74LS138 (3 × 8 decoder)


48


- For each EPROM IC, A_{11} A_0 of 8085 can be used for byte selection
- For each RAM IC, A_{10} A_0 of 8085 can be used for byte selection
- For each 8255 IC, $A_1 A_0$ of 8085 can be used for port selection
- Decoding logic of 74LS138 is given below

ACE

$A_{15}=0$ 1	$A_{14} A_{13} A_{12}$ $Y_0 Y_1$	Y ₂ Y ₃ Y ₄ Y ₅ Y ₆ Y ₇	
\overline{G}_{2B} \overline{G}_{2A} \overline{G}_{1}	C B A	12 13 14 15 10 17	
0 0 1	0 0 0 0 1	1 1 1 1 1 1	\rightarrow Output Y ₀ connected to \overline{CE} of EPROM1
0 0 1	0 0 1 1 0	1 1 1 1 1 1	\rightarrow Output Y ₁ connected to \overline{CE} of EPROM2
0 0 1	0 1 0 1 1	ON LERING 1 1	\rightarrow Output Y ₂ connected to \overline{CE} of RAM1
0 0 1		1 0 1 1 1 1	\rightarrow Output Y ₃ connected to \overline{CE} of RAM2
0 0 1	1 0 0 1 1	1 1 0 1 1 1	\rightarrow Output Y ₄ connected to $\overline{\text{CE}}$ of 8255 IC ₁
0 0 1	1 0 1 1 1	1 1 1 0 1 1	\rightarrow Output Y ₅ connected to \overline{CE} of 8255 IC ₂

4. The below given figure shows demultiplexing the time multiplexed address/data bus of 8085, power on reset circuit for 8085, generation of required control signals.





ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

Chapter D Instruction set of 8085 & Programming with 8085

	Objective Practice Solutions	(0107) = 20H = M				
01. Sol:	Ans: (c) 6010H : LXI H,8A79H ; (HL) = 8A79H 6013H : MOV A, L ; (A)←(L) = 79		; (A) = 00H ORI 40H ; A \forall 40H A = 40H ADD M ; 40H + 20H = 60H			
	6014H : ADD H ; (A) = 0111 1001 + ; (H) = 1000 1010 ; (A) = 0000 0011 $\overline{CY} = 1, AC = 1$; 66 Added to (A) since CY = 1 & AC = 1 ; (A) = 69H 6016H : MOV H,A ; (H) ← (A) = 69H 6017H : PCHL ; (PC)←(HL) = 6979H	04. Sol:	Ans: (c) SUB1 : MVI A, 00H $A \leftarrow 00H$ CALL SUB2 \rightarrow program will shifted to SUB 2 address location SUB 2 : INR $A \rightarrow A$ 01H RET \rightarrow returned to the main program \therefore The contents of Accumulator after execution of the above SUB2 is 02H			
02. Sol:	Ans: (c) 0100H : LXI SP, 00FFH ; (SP) = 00FFH 0103H : LXI H, 0107 H ; (HL) = 0107H 0106H : MVI A, 20H ; (A) = 20H $0108H : SUB M ; (A) \leftarrow (A) - (0107)$; (0107) = 20H ; (A) = 00H The contents of Accumulator is 00H	199 06.	Ans: (c) The loop will be executed until the value in register equals to zero, then, Execution time =9(7T+4T+4T+10T)+(7T+4T+4T+7T)+7T = 254T Ans: (d) H = 255 : L = 255, 254, 253,0			
	Ans: (c) LXI SP, 00FFH ; (SP) = 00FFH LXI H, 0107 H ; (HL) = 0107H MVI A, 20H ; (A) = 20H SUB M ; (A) \leftarrow (A) – (0107) ngincering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lu	→ cknow・Patr	H = 254 : L = 0, 255, 254,0 H = 1 : L = 0, 255, 254, 253,0 H = 0 : In first iteration (with H = 255), the value in L is decremented from 255 to 0 i.e., 255 times $H^{a} \cdot Bengaluru \cdot Chennai \cdot Vijayawada \cdot Vizag \cdot Tirupati \cdot Kolkata \cdot Ahmedabad$			


	ACE Engineering Publications			51		Postal Coaching Solutions
\rightarrow	 → In further remaining 254 iterations, the value in L is decremented from 0 to 0 i.e., 256 times ∴ 'DCRL' instruction gets executed for ⇒[255+(254×256)] ⇒ 65279 times 				09. Sol:	Ans: (c) If the content in register B is to be multiplied with the content in register C, the contents of register B is added to the accumulator (initial value of accumulator is 0) for C times.
07. Sol:	07. Ans: (a)			it 1, y	10. Sol: 11. Sol:	Ans: (c)Push takes 12T states due to pre decrementand pop takes 10T states.Ans: (d)Given $A = A7_H = 10100111 0$
Γ	i.e., Addr 1FFE, 1FF Machine		Instruction STA 1234H Higher order		NG 12. Sol:	After executing RLC \Rightarrow A = 01001111 1 A = 4F _H and CY = 1 Ans: (b) OUT: output data from accumulator to a
-	cycle 1. Opcode fetch 2. Operand1 Read 3. Operand2 Read 4. Memory Write i.e. Higher ord	(A ₁₅ -A ₀) 1FFEH 1FFFH 2000H 1234H der Address s	address (A ₁₅ -A ₈) 1FH 1FH 20H	ce 1	199 13.	 port with 8-bit addresses. The contents of the accumulator are copied into the I/O ports specified by the operand. IN: Input data to accumulator from a port with 8-bit address. The contents of the input port designated in the operand are read and loaded into the accumulator.
08. Sol:	$A-BE \rightarrow A$ w Thus the result	where A indi- lt of the sub	BE_{H} indicate cates accumulato traction operation r and the content	s r n	14. Sol:	Ans: (b) PUSH PSW \Rightarrow 1 Byte instruction \Rightarrow OPFC + 2T + MW1C + MW2C \Rightarrow Special OPFC + MW1C + MW2C

 \Rightarrow 3 Machine cycles

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

of accumulator are changed.

	ACE Engineering Fublications	52		Digital & Microprocessors
Sol: 16.	 Ans: (c) Flags are not affected for execution of data transfer instructions since there is no involvement of ALU. Ans: (a) Immediate addressing : LXI H, 2050H Implied addressing : RRC Register addressing : MOV A, B Direct addressing : LDA 30FF 	a		 Ans: (d) PCHL : Transfer the contents of HL to the program counter. SPHL : Transfer the contents of HL to the stack pointer XTHL : Exchange the top of the stack with the contents of HL pair XCHG : Exchange the contains of HL with those of DE pair
17. Sol:	Ans: (c) 'DAD' instruction adds contents of HI register pair with specified register pair contents and stored in HL register pair.			
	Ans: (a) Format of instruction Template:- Label Mnemonics operand comments	ERJ	No	ACADHY
	Ans: (b) Implicit addressing mode : RAL			
	Register-indirect addressing mode : MOV A, M Immediate addressing mode		<	
	: JMP 3FAOH Sin Direct addressing mode : LDA 03FCH	ce 1		F.
	 Ans: (a) Total no. of machine cycles in CALI instruction is 18. 1. Opcode fetch = 6T 2. Two memory READ machine cycles to read subroutine address = 3T + 3T = 6T 3. Two memory WRITE machine cycles on the stack = 3T + 3T = 6T ∴ I/O was not used in CALL instruction. 	o		
ACE E	ngincering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswa	r • Luckno	ow • Pa	tna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad



Engineering Publications	54	Digital & Microprocessors
O3. Sol: ORG 0000H JMP MAIN ORG 0100H MAIN: LDA 2040H MOV B, A ANI 0FH STA 2041H MOV A, B ANI F0H RRC RRC RRC RRC RRC STA 2042H	JI O NUM D O MAIN: L C A S	RG 0000H MP MAIN PRG 2501H PB 96H PRG 2100H
HLT 06. Sol: 12FFH = 4863d	EEF ING ACAD	No. of times of Execution
	$(BC) \leftarrow 12FFH$	1 time
	(BC)←(BC)-1	4863 times
	(TOS)←(HL)	4863 times
	No operation No operation	4863 times 4863 times
MOV A,C ;	(A)←(C)	4863 times
ORA B ;	$(A) \leftarrow (A) \lor (B)$	4863 times
JNZ DELAY ;	Jump to DELAY, if $Z =$	0 4863 times
Total T-states = $1 \times (10T) + 4863 [6T + 1]$ = $10T + 23342T - 3T$ = $233431T$	6T + 4T + 4T + 4T + 4T	+ 10T] – 3T
$Time = 233431T \times 0.30\mu s$		
$= 70029.3 \mu S$		
= 70.029ms		
≅ 70.03 ms		
ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubar	neswar • Lucknow • Patna • Bengaluru • Chen	nai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad

	ACE Engineering Publication	ons	55 Postal Coaching Solutions
07.			
Sol:		ORG	0000H
		JMP	MAIN
		ORG	0100H
	MAIN:		4000H
		MVI	С, 08Н
	LOOP:		
		JNC	SKIP
	auto	INR	B
	SKIP:		C
		JNZ	LOOP
		MOV	А, В
		RAR JC	EVEN
		MVI	A,DDH
		STA	4000H
		HLT	A FEIL ANEERING
	EVEN:		A, EEH
		STA	4000H
	STOP:	HLT	
			4
			Since 1995
			ACE



Objective Practice Solutions

01. Ans: (c)

Sol: 16-bit microprocessor has more speed and more data handling capability compared to 8-bit microprocessor.

02. Ans: (c)

Sol: In case of a 16-bit processor, a single instruction is enough to process a function. For processing the same function a long sequence of instructions will be required for a 8-bit processor.

03. Ans: (c)

Sol:

- 8086 μp has 20 Address output lines. As such, a total of about 2²⁰ i.e., 1MB memory can be directly addressed by 8086 μP
- The programming model of 8086 µP has the following registers AX, BX, CX, DX CS, DS, SS, ES Flag registers, SP, IP, BP, SI, DI i.e., a total no. of 14 registers
 There are total 9 flags in 8086 µp and the flag register is divided into two types.
 - (a) Status flags: The six status flags are
 - 1. Sign flag (S)
 - 2. Zero flag (Z)
 - 3. Auxiliary carry flag (AC)
 - 4. Parity flag (P)
 - 5. Carry flag (CY)
 - 6. Overflow flag (O)
 - (b) Control flags: The three control flags are
 - 1. Directional flag (D)
 - 2. Interrupt flag (I)
 - 3. Trap flag (T)

D_{15} D_{14} D_1	3 D ₁₂ D	D_{11} D_{10}	D_9	D_8	D_7	$D_6 D_5$	D_4	D_3	D_2	D_1	D_0
	0) D	Ι	Т	S	Ζ	AC		Р		CY

Fig: Format of flag register

04. Ans: (c)

Sol: Setting Trap flag puts the processor into single mode for debugging. In single stepping microprocessor executes an instruction and enters into single step ISR. If TF = 1, the CPU automatically generates an internal interrupt after each instruction, allowing a program to be inspected as it executes instruction by instruction.

05. Ans: (b)

Sol: For $8086 \mu P$, the jump distance in bytes for short jump range is forward 127 and backward 128.

	ACE Engineering Publications	57		Postal Coaching Solutions
	Ans: (a) Number of address lines in 8086 is 20 Address space is $2^{20} = 1$ MB.			Ans: (b) The intermediate wait states are always, inserted between the clock cycles T_2 and T_3 .
	Ans: (d) The instruction queue length in 8086 is 6 bytes and in 8088 is 4 bytes.	2		Ans: (a) For a type 0 interrupt, the 8086 pushes the flag register on the stack, resets IF and TF
	Ans: (d) 8086 microprocessor can be operated in multiprocessor configuration when MN/\overline{MX} input connected to ground.	1		and pushes the return addresses on the stack. Ans: (c) The interrupt vector table IVT of 8086 contains the starting CS and IP values of the
	Ans: (d) A 16 bit μ P completes access of a word starting from even address in one bus cycle.	1	16.	interrupt service routine. Ans: (d)
Sol: 11.	Ans: (b) In relative base indexed Addressing mode the 20 bit physical address of Data segmen location is calculated as followed. P.A = (D.S register)×10H + (B× register) + (DI register) + 16 bit displacement = 2100H×10H + 0158H + 1045H + 1B57H = 21000H + 2CF4H = 23CF4H Ans: (a) Effective Address = (C.S reg)×10H + (IP reg) = 1FABH × 10H + 10A1H	, t	17. Sol: 18. Sol:	The 8086 arithmetic instructions work on Signed and unsigned numbers Unpacked BCD data. Ans: (c) LOOP and ROTATE instructions of an 8086 μp uses the contents of a CX register as a counter. Ans: (c) In a multi-processor configuration, the two co-processor instruction sets must be disjoint. Ans: (b) MOV [1234 H], AX Move the contests of register AX to memory
Sol:	= 20B51H Ans: (c) SI is the source index, used as a pointer to the current character being read in a string instruction. It is also available as an offset to add to BX or BP when doing indirec addressing. DI is the destination index, used as a pointer to the current character being written of compared in a string instruction. It is also available as an offset. Engineering Publications Hyderabad · Delhi · Bhopal · Pune · Bhubaneswar	g) t r r	w - P-*	offset 1234 H and 1235 H.


	ACE
3241	Engineering Publications

58

Conventional Practice Solutions



Sol: ARCHITECTURE OF 8086 MICROPROCESSOR



SPECIAL FUNCTIONS OF GENERAL PURPOSE REGISTERS OF 8086

There are four 16bit general purpose Registers namely AX, BX, CX & DX registers in 8086µP. There are some special functions assigned to each general purpose register as given below

• Special functions of AX Register:

Ex:

- i) For IO data transfer operations, AL register acts as either source or as destination. For data output operations, AL register as source. For data input operations, AL register as destination.
 - IN AL, F8H IN AL, DX OUT F9H, AL OUT DX, AL

- For few instructions, when operands are not specified in the instruction then machine implicitly assumes accumulator as the operand.
 - Ex: DAA DAS AAA
- iii) For multiplication operation, accumulator acts as one of the source operands and also as destination for result-strong similarly, accumulator acts as one of the operands in division operation.
- Special Functions of BX Register: BX register is used to hold 16 bit offset Address in few indirect memory Addressing modes.
 - Ex: MOV [BX] , AL MOV AX, 04[BX]
- Special function of CX Register: 8 bit CL register or 16bit CX register can be used as counter register in few instructions. *Ex:* Loop instructions, rotate instructions, shift instructions

• Special Functions of DX Register:

- i) in variable IO port addressing mode, DX register is used as IO pointer register to hold 16bit port Address.
 - Ex: IN AL, DX OUT DX, AL
- **ii)** For multiplication operation of two 16 bit numbers, the higher order 16bits of 32bit result will be stored in DX register for division operation of 32bit/16bit, the 16bits of remain will be stored in DX register

02.

Sol: Disadvantages of 8085:

- 16-bit processing is complicated.
- Instruction set is simple.
- Speed is low.
- Process of fetch and execution takes place instruction by instruction.
- Less number of registers.

Advantages of 8086 over 8085

- 8086μP is a 16bit microprocessor i.e., the processing capacity and Data Handling capacity of 8086μP is 16bit
- The addressing capacity is 1MB
- fetching and execution operations can be pipelined.
- powerful instructions are made available. Instruction set is rich with string manipulation instructions and bit manipulation instructions
- can perform more complicated arithmetic and logical operations.
- high speed. Standard operating speed is 5MHz

Limitations of 8086:

- Probably the most important difference between an 8086 and a modern PC processor is that the 8086 has no hardware support for virtual memory.
- An 8086 is only one part of a complete computer system. It requires at least several other chips to function.
- One distinctive and annoying feature that was unique to the 8086 was its segmented addressing scheme. It made it difficult for any one process to grow larger than a certain limit and it was designed to run programs that had less than 64k of code and less than 64k of data. In other words, it was designed to support what PC programmers called "small model" programs.

03.

Since

Sol: There are 2 types of unconditional CALL instructions available in ISA of 8086 namely Intrasegment CALL instructions (NEAR CALL instructions) and inter segment CALL instructions (FAR CALL instructions)

	ACE Engineering Fublications	60		Digital & Microprocessors
•	Intra segment CALL instructions: The current contents of IP register is pushed into stack and is initialized with specified target address, as specified below: $((SP)-1) \leftarrow (IPH)$ $((SP)-2) \leftarrow (IPL)$ $(SP) \leftarrow (SP)-2$ $(IP) \leftarrow target address$	d d	•	 In direct far call instruction, target address is directly provided in the instruction. Ex: CALL FAR 3000:1200 CALL FAR DELAY In indirect far call instruction, target address is available in memory. Ex: CALL FAR dwordptr [1200] CALL FAR dwordptr [BX] CALL FAR dwordptr [SI]
•	Based on specification of target address there are 2 types of intra segment CALI instructions namely direct near CALI instruction and indirect near CALI instruction. In direct near CALL instruction, target		04. Sol •	i)The architecture of 8086µp is divided into two functional units namely Bus interfacing unit (BIU), and Execution unit (EU).BIU is the fetch unit & EU is the execute
	address is directly provided in instruction. Ex: CALL NEAR 3000H CALL NEAR DELAY	ERI	NG	unit where the functional operations of both units are asynchronous, independent but overlapping. Functions of BIU Provides Bus connectivity
•	In indirect near CALL instruction, targe address is available either in a register of memory. Ex: CALL NEAR BX CALL NEAR wordptr[3000H] CALL NEAR wordptr[BX] CALL NEAR wordptr[SI]			Fetches code of instructions from code segment and stores them in 6 byte Queue. Generates 20bit physical addresses of segment locations Sends data to RAM locations or output devices Receives data from RAM locations or input devices Functions of EU:
•	Inter segment CALL instructions: Sin The current contents of CS register and II register are pushed into stack, and ar initialized with target address as given below.	P e	199	Gets the code from Queue & decodes Using decoded version, generates necessary control signals & required for execution Performs Arithmetic & logical operations
	$((SP)-1) \leftarrow (CSH)$ $((SP)-2) \leftarrow (CSL)$ $((SP)-3) \leftarrow (IPH)$ $((SP)-4) \leftarrow (IPL)$ $(SP) \leftarrow (SP)-4$ $(CS:IP) \leftarrow target address$		-	Functional working of 8086µP Upon application of reset pulse, the Queue will be empty BIU runs instruction-fetch machine cycle and fetches code from code segment and puts in Queue The EU gets the code decodes it and
ACE E	$(CS:IP) \leftarrow$ target address Based on specification of target address there are 2 types of inter segment CALI instructions namely direct far cal instruction and indirect far call instruction. ngineering Publications Hyderabad · Delhi · Bhopal · Pune · Bhubaneswa	8, L 11		generates machine level information regarding timing & control signals. Based on the decoded version of code, EU completes execution.

A	CE
----------	----

 If EU requires external memory/IO access for execution, then it makes a request to EU. Such request will be honoured by BIU only after completion of currently running fetch operation.

ii) Elements of BIU to support its functions:

- Memory interface
- All four segment Registers (CS reg, DS reg, ES reg, SS reg) and Instruction pointer
- 6 Byte Queue whose working principle is FIFO
- Shifter and Adder circuit
 Elements of EU to support its functions
- Decoder unit
- Control unit
- Arithmetic and Logical unit
- Flag register
- 4 general purpose registers (AX, BX, CX, DX)
- 4 offset registers (SP, BP, SI, DI)

Instruction pipelining:


In the 8086 there is a 6 byte instruction prefetch queue which is used to prefetch instruction bytes while the processor is working on processing earlier bytes. In this way, it is statistically possible that the next opcode can be fetched and available to the processor when it is done with the prior opcode and it wants the next opcode. This is called pipelining, or caching, and it can speed up processing. Of course, if the processor branches, the prefetched instruction bytes have to be discarded. Modern processors actually have branch prediction algorithms to help this issue.

Cases	BIU	EU
Case1: Queue is Empty	Runs Instruction fetch machine cycle,	Remains idle
	fetches the code from code segment and	
	puts in Queue	
Case 2: Queue is full	Remains idle	Gets the code from
		Queue for execution
Case 3: Queue is empty	Runs Instruction fetch machine cycle,	Gets the code from
with few Bytes	fetches code of from code segment and	Queue for execution
filled	puts in Queue ince 1995	

ACE Engineering Publications



Microcontroller



Engineering Publications	63	Postal Coaching Solutions
Conventional Practice Solutions		COPY:MOV A, @ DPTR : The data of which DPTR points will be moved to the
01. Sol: ORG O MOV R ₀ , # 14H MOV A, # 00H MOV R ₂ , # 01H		Accumulator $MOV @ R_0 , A$: $MOV @ R_0 , A$ <t< th=""></t<>
Back: ADD A, R_2 INC R_2 DJNZ R_0 , Back MOV 40_H , A		Data PointerDJNZ R_1 , COPYR_1 and Jump to COPY if R_1 is not equal tozeroEND:END
Here: SJMP Here END	ERI	NG ACADE
02. Sol: Given: 10 bytes of Data External memory location 8050H Internal memory location 30H		
MOV R_0 , # 30H : R_0 is loade with 30H MOV R_1 , # 0AH : R_1 is loade with 0AH MOV DPTR, #8050H : The dat pointer points to 8050H Address location MOV A, #00H : Accumulator is loaded with 00H (Cleat Accumulator)	d a	995 F



Embedded Systems

Objective Practice Solutions

01. Ans: (b)

Sol: A real time embedded system is defined as, a system which gives a required output in a particular time. These types of embedded systems follow the time deadlines for completion of a task.

So, Microwave oven is a real time embedded system.

02. Ans: (b)

Sol: A system on chip (SOC) is an integrated circuit commonly applied in the area of embedded system.

03. Ans: (d)

Sol: When selecting a processor in an embedded system one should take instruction set, processor ability and max bits in the operand into consideration.

04. Ans: (a)

Sol: The Inter-integrated circuit (I2C) is a protocol intended to allow multiple slave digital integrated circuits (chips) to communicate with one or more master chips.

Conventional Practice Solutions

01.

Sol:

An embedded system has three main components Embedded in it

1. Embedded system hardware:

It has hardware similar to general purpose computer. The hardware includes embedded memory peripheral and input-output devices. It embeds main application software. The application software may perform concurrently multiple tasks.




fig.2. Embedded System Hardware





65

A Processor is main unit of any computing system. The processor is heart of the embedded system. The processor has two essential units:


- (1) Program Flow Control Unit (CU)
- (2) Execution Unit (EU)

The processor runs the cycles of fetch and execution of a set of instructions.

Processor chip or core in an embedded system can be one of the following.

- 1. Microcontroller (or) Embedded processor
- 2. Application specific Instruction set processor (ASIP)Ex: Microcontrollers, DSP (or) Input- output (or) Domain specific
- Ex: Microcontrollers, DSP (or) Input- output (or) Domain specific processor
 3. Single purpose processor as an additional processor
 Ex: Coprocessor like graphic processing, floating point processing, Accelerator, controller, ASSP (Application specific system processor).

Embedded system hardwares basic task is to receive input, process it and provide the output



The basic hardware is built to meet the requirement of the information processing system of the Embedded appliance. The information processing system consists of a processor and the peripherals to maintain and manage input and output interfaces. The processors are microprocessors and microcontrollers. The criteria in selecting the processor are energy efficiency and providing high code density. This reduces the power consumption and memory requirements of the embedded system.

Microcontroller Based system:

A microcontroller is essentially a CPU (central processing unit) or processor with integrated memory or peripheral devices. It requires fewer external components. It is preferred for smaller embedded systems.

Microprocessor Based system:

A microprocessor has CPU, but use external chips for memory and peripheral interfaces. They require more devices on the board, but they allow more expansion and selection of exact peripherals. It is used for larger embedded systems.

In some cases custom designed chips may be used for a particular application. One example is DSP, where a DSP processor is used for processing audio and image files. It requires quick processing as they are used in application like mobile phones.

Along with the processor, the Hardware consists of number of Building blocks in a PCB or in ASIC or on the SOC.

- 1. Power source
- 2. Clock oscillator and clocking unit
- 3. System Timer
- 4. Real time Clock (RTC)
- 5. Reset circuit, power-up Reset and watch dog Timer Reset
- 6. Memory
- 7. I/O ports, I/O Buses and I/O Interfaces



8. Bus

9. Data Converters

- 10. LED, LCD
- 11. Key Board, Key pad
- 12. Interrupt Handler

2. Embedded system software:

The software in Embedded systems is embedded in the ROM, flash memory or media card. The system doesn't have a secondary hard disk or CD memory as in a computer.

It embeds main application software Application software performs a series of tasks, processes or threads.

The software is coded in variety ways.

Embedded software ROM Image:

Coding software in Machine code:

Machine code is the most basic code that is used for the processor unit. The code is normally Hex code and provides basic instructions for each operation of the processor. This form is rarely used in present embedded systems.

Coding of software in programming language:

Machine code is difficult to understand and debug and it is very laborious. To overcome this high level languages are preferred. Linux (or) RTOS (or). Net Framework is also used in Embedded programming.

3. Real Time Operating system (RTOS):

It embeds Real time operating system (RTOS). The RTOS supervises the application software and controls the access to system resources. It enables finishing the execution of the tasks of a program with in specified time intervals.

It provides a mechanism to let the processor run a process as scheduled and context switch between the various processes. It sets the rules during the execution of the Application software.

02.

Sol:

Since 1995

Embedded System Characteristics:

- 1. Programs are preloaded (or) embedded in the ROMs or flash memory.
- 2. Real Time and Multirate operations define the ways in which the system works, reacts to events, interrupted and schedules the systems functioning in real time. It achieves these by following a plan to control latencies and to meet the dead lines.

'Latency' means time interval between the instance of need to respond and start of the actual execution.

- 3. Dedicate set of functions
- 4. Complex dedicated purpose algorithms
- 5. Complex dedicated-purpose programmed Hardware and graphic and other user interfaces (GUIS)
- 6. Multirate operations with different predetermined time constraints, to finish different operations: **Ex:** Screen touch

ACE Engineering Publications Hyderabad • Delhi • Bhopal • Pune • Bhubaneswar • Lucknow • Patna • Bengaluru • Chennai • Vijayawada • Vizag • Tirupati • Kolkata • Ahmedabad