ESE | GATE | PSUs

ELECTRONICS & TELECOMMUNICATION ENGINEERING

DIGITAL CIRCUITS & MICROPROCESSORS

Text Book: Theory with worked out Examples and Practice Questions
Objective Practice Solutions

01. Ans: (d)
Sol: $135_x + 144_x = 323_x$
\[ (1\times x^2 + 3 \times x^1 + 5 \times x^0)+(1\times x^2+4\times x^1+4\times x^0) = 3x^2 + 2x^1 + 3x^0 \]

$\Rightarrow x^2+3x+5+x^2+4x+4 = 3x^2+2x+3$

$x^2 - 5x - 6 = 0$

$(x-6)(x+1) = 0$  (Base cannot be negative)

Hence $x = 6$.

02. Ans: (a)
Sol: 8-bit representation of $+127_{10}$
$\begin{array}{c}
+127_{10} = 01111111_{(2)} \\
\end{array}$

1’s complement representation of

$-127 = 10000000$.

2’s complement representation of

$-127 = 10000001$.

No. of 1’s in 2’s complement of

$-127 = m = 2$

No. of 1’s in 1’s complement of

$-127 = n = 1$

\[ m: n = 2:1 \]

03. Ans: (c)
Sol: In 2’s complement representation the sign bit can be extended towards left any number of times without changing the value. In given number the sign bit is ‘X3’, hence it can be extended left any number of times.

04. Ans: (c)
Sol: Binary representation of $+(539)_{10}$:

\[ \begin{array}{c}
2 539 \\
2 269 -1 \\
2 134 -1 \\
2 67 -0 \\
2 33 -1 \\
2 16 -1 \\
2 8 -0 \\
2 4 -0 \\
2 2 -0 \\
1 -0 \\
\end{array} \]

$(+539)_{10} = (10000 11 0 11)_{(2)} = (00100 0011011)_{(2)}$

2’s complement $\rightarrow 110111100101$

Hexadecimal equivalent $\rightarrow (DE5)_{16}$

05. Ans: 5
Sol: Symbols used in this equation are 0,1,2,3
Hence base or radix can be 4 or higher

$\begin{array}{c}
(312)_{x} = (20)_{x} (13.1)_{x} \\
3x^2 + 1x^1 + 2x^0 = (2x^1+0) (x+3x^0+x^{-1}) \\
3x^2 + x + 2 = (2x) \left( x + 3 + \frac{1}{x} \right) \\
3x^2 + x + 2 = 2x^2 + 6x + 2 \\
x^2 - 5x = 0 \\
x(x - 5) = 0 \\
x = 0 \text{ (or) } x = 5 \\
x \text{ must be } x > 3, \text{ So } x = 5 \\
\end{array}$
06. Ans: 3
Sol: \(123_5 = x y_8\)
\[
1 \times 5^2 + 2 \times 5^1 + 3 \times 5^0 = x \cdot y^1 + 8 \cdot x y^0
\]
\[25 + 10 + 3 = xy + 8\]
\[\therefore \ xy = 30\]
Possible solutions:
- i. \(x = 1, \ y = 30\)
- ii. \(x = 2, \ y = 15\)
- iii. \(x = 3, \ y = 10\)
\[\therefore 3 \text{ possible solutions exists.}\]

07. Ans: 1
Sol: The range (or) distinct values
For 2’s complement \(\Rightarrow -(2^{n-1})\) to \(+ (2^{n-1}-1)\)
For sign magnitude
\[\Rightarrow -(2^{n-1}-1)\text{ to }+(2^{n-1}-1)\]
Let \(n = 2\) \(\Rightarrow\) in 2’s complement
\[-(2^1)\text{ to }+(2^1-1)\]
\[-2\text{ to }+1 \Rightarrow -2, -1, 0, +1 \Rightarrow X = 4\]
\(n = 2\) in sign magnitude \(\Rightarrow -1\text{ to }+1 \Rightarrow Y = 3\)
\(X - Y = 1\)

08. Ans: (c)
Sol: (a) \((68)_{16} = (001\ 101\ 000)_{2}\)
\[= (1\ 5\ 0)_{8}\]
(b) \((8C)_{16} = (010\ 001\ 100)_{2}\)
\[= (2\ 1\ 4)_{8}\]
(c) \((4F)_{16} = (001\ 001\ 111)_{2}\)
\[= (1\ 1\ 7)_{8}\]
(d) \((5D)_{16} = (001\ 011\ 101)_{2}\)
\[= (1\ 3\ 5)_{8}\]

09. Ans: (b)
Sol: A.7 5
\[
(111\ 101)
\]
B.6 5
\[
(110\ 101)
\]
C. 3 7
\[
(011\ 111)
\]
D. 2 6
\[
(010\ 110)
\]

10. Ans: (a)
Sol: 2’s complement arithmetic is preferred in digital computers because it is efficient and one representation for zero.

11. Ans: (a)
Sol: \((11X1Y)_{8} = (12C9)_{16}\)
\[8^4 + 8^3 + 8^2 X + 8+Y\]
\[= 16^3 + (2 \times 16^2) + (12 \times 16) + 9\]
\[4096 + 512 + 64X + 8 + Y\]
\[= 4096 + 512 + 192 + 9\]
\[\therefore 4616 + 64X + Y = 4809\]
\[64X + Y = 193\]
By verification option (a) is correct.

12. Ans: (d)
Sol: 2’s comp no:
\[
\begin{array}{cccc}
      & a_3 & a_2 & a_1 & a_0 \\
\hline
(2’s comp no)\times 2 + 1 & a_3 & a_3 & a_2 & a_1 & a_0 & 1
\end{array}
\]
Conventional Practice Solutions

01.
Sol:
1) $110.01 + 1.011$
   
   \[
   \begin{array}{c}
   \phantom{+}110.010 \\
   + \phantom{0}1.011 \\
   \hline
   \phantom{+}111.101
   \end{array}
   \]

2) $(11101.01)_2$
   
   
   \[
   \begin{array}{c}
   \phantom{+}1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\
   \phantom{+}+ 0 \times 2^{-1} + 1 \times 2^{-2} \\
   \hline
   \phantom{+}16 + 8 + 4 + 1 + 0.25
   \end{array}
   \]
   
   \[
   = (29.25)_{10}
   \]

3) $11100.101 - 101.01$
   
   \[
   \begin{array}{c}
   \phantom{-}11100.101 \\
   - \phantom{0}101.010 \\
   \hline
   \phantom{-}10111.011
   \end{array}
   \]

4) Convert $(111000)_2$ to octal
   
   \[
   \begin{array}{c}
   \phantom{+}111 \\
   \phantom{+}000 \\
   \hline
   \phantom{+}70
   \end{array}
   \]

   \[
   = (70)_{8}
   \]

02.
Sol: First convert Hexadecimal to binary and then binary to octal number

(A5F1)$_{16}$ = (1010 0101 1111 0001)$_2$

\[
\begin{array}{c}
\phantom{+}001 \ 010 \ 010 \ 111 \ 110 \ 001 \\
\hline
1 \ 2 \ 2 \ 7 \ 6 \ 1
\end{array}
\]

\[
= (122761)_{8}
\]

03.
Sol:

i) $(1A53)_{16} = (1 \times 16^3) + (10 \times 16^2) + (5 \times 16) + (3 \times 16^0)$
   
   \[
   = 4096 + 2560 + 80 + 3
   \]
   
   \[
   = (6739)_{10}
   \]

ii) $(93)_{16} = (147)_{10}, (DE)_{16} = (222)_{10}$

   $(93)_{16} + (DE)_{16} = 147 + 222 = (369)_{10}$

   \[
   = (171)_{16}
   \]

iii) $(11010)_{2}$

   \[
   = 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2 + 0 \times 2^0
   \]
   
   \[
   = 16 + 8 + 0 + 2 + 0 = 26
   \]
**Chapter 2**  
Logic Gates & Boolean Algebra

**Objective Practice Solutions**

01. Ans: (c)  
Sol: Given 2’s complement numbers of sign bits are x & y, z is the sign bit obtained by adding above two numbers. . . Overflow is indicated by $= x\overline{y}z + x\overline{y}z$

**Examples**  
1. A = +7 0111  
   B = +7 0111  
   14 1110 $\Rightarrow x\overline{y}z$

2. A = +5 0111  
   B = +5 0101  
   12 1100 $\Rightarrow \overline{x}\overline{y}z$

3. A = –7 1001  
   B = –7 1001  
   –14 10010 $\Rightarrow xy\overline{z}$

4. A = –7 1001  
   B = –5 1011  
   –12 10100 $\Rightarrow x\overline{y}\overline{z}$

02. Ans: (b)  
Sol: Truth table of XOR

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>o/p</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Stage 1:

Given one i/p = 1 Always.

1 | X | o/p |
---|---|-----|
1 | 1 | 0   |
1 | 0 | 1   |

For First XOR gate o/p = $\overline{X}$

03. Ans: (b)  
Sol:

04. Ans: (c)  
Sol:

05. Ans: (d)  
Sol:
06. Ans: (c)
Sol: \( x_1 \oplus x_3 = x_1 x_3 + x_1 \bar{x}_3 = y \)
\( x_2 \oplus x_4 = x_2 x_4 + x_2 \bar{x}_4 = z \)
\( (x_1 \oplus x_3) \oplus (x_2 + x_4) \)
\( = y \oplus z = 0 \), when \( y = z \)
\( \therefore \) option (c) is true

For all cases option A, B, D not satisfy.

07. Ans: (b)
Sol: \( M(a, b, c) = ab + bc + ca \)
\( M(a, b, c) = \bar{b}c + \bar{a}b + \bar{a}c \)
\( M(a, b, c) = ab + b \bar{c} + c a \)
\( M(M(a, b, c), M(a, b, c), c) \)
\( = (\bar{b}c + \bar{a}b + \bar{a}c)(ab + b \bar{c} + ac) \)
\( + (ab + \bar{b}c + ca) + (\bar{b}c + \bar{a}b + \bar{a}c)c \)
\( = (\bar{b}c + \bar{a}b + \bar{a}c)(ab + b \bar{c} + ac) \)
\( + (\bar{b}c + \bar{a}b + \bar{a}c)(c) + abc \)
\( = \bar{a}bc + abc + abc + \bar{a}bc \)
\( = \bar{c}[\bar{a}b + ab] + c[ab + \bar{a}b] \)
\( = \sum m(1, 2, 4, 7) \)
\( \therefore M(x, y, z) = a \oplus b \oplus c \)
Where \( x = M(a, b, c), y = M(a, b, c), z = c \)

08. Ans: 40
Sol:
\[
\begin{array}{c|cccc}
A & B & C & D & t(ns) \\
\hline
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 20 \\
0 & 0 & 1 & 0 & 40 \\
0 & 0 & 1 & 1 & 60 \\
0 & 1 & 0 & 0 & 80 \\
0 & 1 & 0 & 1 & 0 \\
0 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 \\
\end{array}
\]
\( \therefore Z \) is 1 for 40 nsec

09. Ans: (c)
Sol: Logic gates \( \overline{X} + Y = \overline{XY} = XY \)
Where \( Y = \overline{Y} \)
It is a NAND gate and thus the gate is ‘Universal gate’.

10. Ans: (d)
Sol: A. \( X = \overline{A + B} = \overline{AB} \)
B. \( X = A + \overline{B} \)
C. \( X = \overline{A + B} = AB \)
D. \( X = \overline{A \overline{B}} = A + B \)

11. Ans: (a)
Sol: XOR gate is not a universal gate, because it is not possible to realize any Boolean function using only XOR gates.

12. Ans: (b)
Sol: (A) \( A \oplus B = 0 \) only when \( A = B \)
(B) \( A + B = \overline{A} \overline{B} = 0 \) only when \( A = 1 \) and \( B = 1 \)
(C) \( \overline{A} \overline{B} = 0 \) only when \( A = 1 \) and \( B = 0 \)
(D) \( A \oplus B = 1 \) only when \( A \neq B \)
13. Ans: (b)  
Sol: (A) \[ ab + bc + ca + abc \]  
bc (1 + a) + ca + ab  
bc + ca + ab  
Inverse function  
\[ \overline{ab + bc + ca} = a \overline{b} + b \overline{c} + \overline{c} \overline{a} \]  
(B) \[ ab + a \overline{b} + \overline{c} \]  
Inverse function = \[ a + a b + \overline{c} \]  
\[ = (a + \overline{b}) \overline{c} \]  
(C) \[ a + bc \]  
Inverse function = \[ a + bc \]  
\[ = a(b + c) \]  
(D) \[ (a + \overline{b} + \overline{c})(a + b + \overline{c}) \]  
Inverse function  
\[ \overline{(a + \overline{b} + \overline{c})(a + b + \overline{c})} = abc + a \overline{b}c + ab \overline{c} \]  
14. Ans: (c)  
Sol: AND gate : Boolean multiplication  
OR gate : Boolean addition  
NOT gate : Boolean complementation  
15. Ans: (a)  
Sol: When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.  
When all inputs of a NAND-gate are at logic ‘0’ level, the output is at logic ‘1’ level.  
Both statements are true and statement-II is the correct explanation of statement-I.  
16. Ans: (c)  
Sol: A NAND gate represents a universal logic family.  
Only two NAND gates are sufficient to accomplish any of the basic gates.  
Statement-I is true but statement-II is false.
The circuitry for above minimal expression using NAND gates as follows. Let us assume that variables are available in complement form also.
### Objective Practice Solutions

#### 01. Ans: (b)
Sol:
\[ f = \overline{xz} + x\overline{z} \]

#### 02. Ans: (b)
Sol:
\[ f = \overline{bc} \overline{d} + b \overline{c} \]

#### 03.
Sol:
\[ F(A, B, C) = \overline{AC} + BC \]

#### 04. Ans: (a)
Sol: For n-variable Boolean expression,
- Maximum number of minterms = \(2^n\)
- Maximum number of implicants = \(2^n\)
- Maximum number of prime implicants = \(2^n - \frac{2^n}{2} = 2^{n-1}\)

#### 05. Ans: (c)
Sol:
\[ F(A, B, C) = \overline{A} + \overline{B} + \overline{C} + \overline{D} \]

#### 06. Ans: 1
Sol: After minimization = \(\overline{A} + \overline{B} + \overline{C} + \overline{D}\)
\[ = ABCD \] 
\[ \therefore \text{only one minterm.} \]
07. Ans: 3
Sol: \( \bar{W}Z + \bar{W}X\bar{Y} + \bar{X}Y\bar{Z} \)

\[ \begin{array}{c|cc|c|c|c|c} 
wx & 00 & 01 & 11 & 10 \\
\hline 
00 & 1 & 1 & 0 & 0 \\
01 & 1 & 0 & 0 & 0 \\
11 & 1 & 0 & 0 & 1 \\
10 & 1 & 0 & 0 & 1 \\
\end{array} \]

\[ \therefore \text{Total number of prime implicants of the function ‘f’ is 3.} \]

08. Ans: (c)
Sol: Given K-map is

\[ \text{Output} = X_2 X_4 + X_1 X_3 + X_2 X_4 \]

09. Ans: (a)
Sol:

\[ \begin{array}{c|cc} 
xy & 0 & 1 \\
\hline 
0 & 1 & 1 \\
1 & 1 & 1 \\
\end{array} \]

The minimal form is

\[ F = x + y + z \]

10. Ans: (a)
Sol: Given K-map
01.
Sol: Given circuit diagram is

\[ Y = A(B + \overline{C}) + \overline{A}B + (A + B)C = AB + \overline{A}C + \overline{A}B + AC + BC = B(A + \overline{A}) + AC + AC + BC = B + A + BC = A + B + C \]

Series combination: AND gate
Parallel combination: OR gate

02.
Sol: The circuit diagram gives in the question is redrawn as

Output of gate G_1 will definitely be 0. If any one of the input of G_2 is 0, output of G_2 is definitely 1.
Output of gate G_3 = \overline{A}
Output of gate G_4, \( f = \overline{A} = A \)
\[ \therefore f = A \]

03.
Sol: Given K-map is

\[ Y = \left[ y \overline{w} + x \overline{z}w + x\overline{y}z \right] \] ------ (1)

The minimized SOP expression from the given k map is
\[ y = (x + y)(z + \overline{w})(\overline{y} + z)(x + z + w) \] ------ (2)

For the expression in equation (2) the Literal count = 9

\[ y = (x + y)(z + \overline{w})(\overline{y} + z)(x + z + w) \] ------ (2)

For the expression in equation (2) the Literal count = 9
01. Ans: (d)
Sol: Let the output of first MUX is “F₁”
\[ F₁ = A_0 + A_1 \]
Where A is selection line, I₀, I₁ = MUX Inputs
\[ F₁ = \overline{S}.W + S₁.W = S₁ \oplus W \]
Output of second MUX is
\[ F = \overline{A}.I_0 + A.I_1 \]
\[ F = \overline{S}_2.F₁ + S₂.F₁ \]
\[ F = S₂ \oplus F₁ \]
But \[ F₁ = S₁ \oplus W \]
\[ F = S₂ \oplus S₁ \oplus W \]
i.e., \[ F = W \oplus S₁ \oplus S₂ \]

02. Ans: 19.2
Sol: One AND/OR gate delay = 1.2 μs
One XOR gate delay = 2.4 μs
Full Adder with 2 Half Adder

In one F.A; Sum delay = 4.8 μs
Carry delay = 2.4 + 1.2 + 1.2μs = 4.8 μs
∴ RippleCarry waiting time
\[ = 4.8 \times 3 = 14.4 \text{ μs} \]
Final Result time = 14.4 + 4.8 = 19.2 μsec

03. Ans: (a)

<table>
<thead>
<tr>
<th>K</th>
<th>C₀</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>A+B (addition)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>A+B+1 (addition with carry)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>A+B (1’s complement addition)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>A+B+1 (2’s complement subtraction)</td>
</tr>
</tbody>
</table>

04. Ans: (d)
Sol: It is expansion of 2:4 decoders to 1:8 demultiplexer A₁, A₀ must be connected to S₁, S₀ i.e., R = S₀, S = S₁
Q must be connected to S₂ i.e., Q = S₂
P is serial input must be connected to Dᵣ

05. Ans: 6
Sol: T = 0 → NOR → MUX 1 → MUX 2
\[ 2 \text{ns} \quad 1.5 \text{ns} \quad 1.5 \text{ns} \]
Delay = 2ns + 1.5ns + 1.5ns = 5ns
T = 1 → NOT → MUX 1→NOR→ MUX 2
\[ 1 \text{ns} \quad 1.5 \text{ns} \quad 2 \text{ns} \quad 1.5 \text{ns} \]
Delay = 1ns + 1.5ns + 2ns + 1.5ns = 6ns
Hence, the maximum delay of the circuit is 6ns.

06. Ans: –1
Sol: When all bits in ‘B’ register is ‘1’, then only it gives highest delay.
∴ ‘−1’ in 8 bit notation of 2’s complement is 1111 1111.
07. Ans: (d)
Sol: The race hazard problem does not occur in combinational circuits. The output of a combinational circuit depends upon present inputs only. Statement-I is false but Statement-II is true.

08. Ans: (b)
Sol: A de-multiplexer can be used as a decoder. A decoder with enable input acts as a de-multiplexer, while using Enable input as a data input line. De-multiplexer is realized using AND gates.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>C</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>C</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>C</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>C</td>
</tr>
</tbody>
</table>

09. Ans: (b)
Sol: Half Adder

10. Ans: (b)
Sol: → A 64 input MUX using 8-input MUX

11. Ans: 195
Sol: In a 16 bit parallel binary adder, the carry has to propagate 15 stages plus the maximum of time taken for producing sum and carry worst case Delay, \( T = 15 \times 12 + 15 \) \( T = 180 + 15 \) \( T = 195\text{ns} \).

12. Ans: (b)
Sol: Any Boolean function can be realized by using a suitable multiplexer. A multiplexer can be realized using NAND and NOR gates, which are universal gates. Both statements are correct but statement-II is not a correct explanation for statement-I.
01. Sol:

\[
\begin{array}{c|c|c|c}
A & B & X & Y \\
\hline
0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 \\
1 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 \\
\end{array}
\]

K map for the above truth table is

\[
y = \overline{A}B + BX + \overline{A}BX \\
y = \overline{B}[A + \overline{X}] + \overline{A}BX \\
y = \overline{B}[\overline{AX}] + \overline{AXB} \\
y = [\overline{AX} \odot B]
\]

If different logic gates are used then minimum number of gates required is 3
02. 
Sol: 
(a) Ex - 3 to 2421 code converter

<table>
<thead>
<tr>
<th>Dec no.</th>
<th>Ex-3 Code</th>
<th>2 4 2 1 code</th>
</tr>
</thead>
<tbody>
<tr>
<td>E₃ E₂ E₁ E₀</td>
<td>Y₃ Y₂ Y₁ Y₀</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0 0 1 1</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>0 1 0 0</td>
<td>0 0 0 1</td>
</tr>
<tr>
<td>2</td>
<td>0 1 0 1</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>3</td>
<td>0 1 1 0</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>4</td>
<td>0 1 1 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>5</td>
<td>1 0 0 0</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>6</td>
<td>1 0 0 1</td>
<td>1 1 0 0</td>
</tr>
<tr>
<td>7</td>
<td>1 0 1 0</td>
<td>1 1 0 1</td>
</tr>
<tr>
<td>8</td>
<td>1 0 1 1</td>
<td>1 1 1 0</td>
</tr>
<tr>
<td>9</td>
<td>1 1 0 0</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

K map for Y₃

Y₃ = E₃

K map for Y₂

Y₂ = E₃E₂ + E₃E₁E₀ + E₃E₀ + E₃E₁
K-Map for \( Y_1 \)

<table>
<thead>
<tr>
<th>( E_3 ) ( E_2 ) ( E_1 ) ( E_0 )</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>d</td>
<td>d</td>
<td>d</td>
<td>d</td>
</tr>
<tr>
<td>01</td>
<td>d</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>d</td>
<td>d</td>
<td>d</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\( Y_1 = E_3 E_1 E_0 + \overline{E_3} E_0 \overline{E_1} E_0 + E_3 E_2 E_0 + \overline{E_3} E_1 \overline{E_0} + E_3 E_2 \)

\( Y_1 = E_3 E_2 + E_3 \oplus E_1 \oplus E_0 \)

K-Map for \( Y_0 \)

<table>
<thead>
<tr>
<th>( E_3 ) ( E_2 ) ( E_1 ) ( E_0 )</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>d</td>
<td>d</td>
<td>d</td>
<td>d</td>
</tr>
<tr>
<td>01</td>
<td>d</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>d</td>
<td>d</td>
<td>d</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\( Y_0 = \overline{E_0} \)

02.
Sol: 
(b) The excess -3 code table

<table>
<thead>
<tr>
<th>Dec</th>
<th>BCD Code</th>
<th>Ex–3 Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>0011</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0100</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0101</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0110</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0111</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>1000</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>1001</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>1010</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>1011</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1100</td>
</tr>
</tbody>
</table>

A self complementary code is a code in which the code of a number and code of its complement of that number are complementary to each other so from above table eg: if number is 3 its Ex-3 code is 0110. 9’s complement of 3 in Ex-3 code is 1001 which is complementary to 0110. Thus Ex-3 code is a self complementary code.
03. Sol:

<table>
<thead>
<tr>
<th>Input in Decimal</th>
<th>Input</th>
<th>Output in Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
<td>C</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ F_3 = \Sigma m (2, 6) \]

\[ F_2 = \Sigma m (3, 5) \]

\[ F_1 = \Sigma m (4, 5, 7) \]
04. Sol:

(i) Excess – 3 code of 38 = 0110 1011
    Excess – 3 code of 37 = 0110 1010
    \[ \text{Corrected sum in Excess – 3 is } = (75)_{10} \]

(ii) Excess – 3 code of 129 is = 0100 0101 1100
    Excess – 3 code of 131 is = 0100 0110 0100
    \[ \text{Corrected sum in Excess-3 code is } = (260)_{10} \]
### Objective Practice Solutions

**01. Ans: (c)**  
**Sol:** Given Clk, X1, X2  
Output of First D-FF is Q1  
Output of Second D-FF is Q2  

As the clear input is given to be synchronous so it waits upto the next clock pulse to clear the counter & hence the counter get’s cleared during the 7th clock pulse.  
∴ mod of counter = 7

**02. Ans: 4**  
**Sol:** In the given first loop of states, zero has repeated 3 times. So, minimum 4 number of Flip-flops are needed.

**03. Ans: 7**  
**Sol:** The counter is cleared when  
\[ Q_DQ_CEQ_BQ_A = 0110 \]

**04. Ans: (b)**  
**Sol:** The given circuit is a mod 4 ripple down counter. \( Q_1 \) is coming to 1 after the delay of \( 2\Delta t \).

**05. Ans: (c)**  
**Sol:** Assume \( n = 2 \)  

Outputs of counter is connected to inputs of decoder

The overall circuit acts as 4-bit ring counter \( n = 2 \)  
∴ \( k = 2^2 = 4 \), k-bit ring counter
06. Ans: (b)
Sol:

<table>
<thead>
<tr>
<th>CLK</th>
<th>Serial in= B ⊕ C ⊕ D</th>
<th>A B C D</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1 1 0 1</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0 1 1 0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0 0 0 1</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>1 0 0 0</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>

∴ After 7 clock pulses content of shift register become 1010 again

07. Ans: (b)
Sol:

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>Q</th>
<th>Qn</th>
<th>T = (J + Qn) (K + Qn)</th>
<th>Qn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0.1 = 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1.0 = 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0.1 = 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1.1 = 1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1.1 = 1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1.0 = 0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1.1 = 1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1.1 = 1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ T = J \overline{Q_n} + K \overline{Q_n} = (J + Q_n)(K + Q_n) \]

08. Ans: 1.5
Sol:

<table>
<thead>
<tr>
<th>Clk</th>
<th>Q1</th>
<th>Q2</th>
<th>Q3</th>
<th>Q4</th>
<th>Q5</th>
<th>Y = Q3 + Q5</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The waveform at OR gate output, Y is [A = +5V]

Average power

\[ P = \frac{V_A^2}{R} = \frac{1}{R} \left[ \frac{L_1}{T_1} + \frac{1}{T} \int_{0}^{T} y^2(t) \, dt \right] = \frac{1}{RT_1} \left[ \int_{0}^{2T} A^2 \, dt + \int_{3T}^{5T} A^2 \, dt \right] \]

\[ = \frac{A^2}{RT_1} \left[ (2T - T) + (5T - 3T) \right] = \frac{A^2 \cdot 3T}{R(5T)} = \frac{5^2 \cdot 3}{10 \times 5} = 1.5 \text{mW} \]
09. Ans: (b)  
Sol:  
\[
\begin{array}{|c|c|c|c|}
\hline
\text{Present State} & X=0 & X=1 & X=0 \ \\
\hline
A & A & E & 0 \ \\
B & C & A & 1 \ \\
C & B & A & 1 \ \\
D & A & B & 0 \ \\
E & A & C & 0 \ \\
\hline
\end{array}
\]

Step (1):  
By replacing state B as state C then state B, C are equal.

\[
\begin{array}{|c|c|}
\hline
\text{Next state} & X=0 \ \\
\hline
A & A \ \\
B & B \ \\
C & A \ \\
D & A \ \\
E & B \ \\
\hline
\end{array}
\]

Reducing state table

\[
\begin{array}{|c|c|}
\hline
\text{Present state} & Next state \ \\
\hline
X=0 & X=1 \ \\
A & A \ \\
B & B \ \\
C & A \ \\
D & A \ \\
E & B \ \\
\hline
\end{array}
\]

\[\therefore 3 \text{ states are present in the reduced state table.}\]

10. Ans: (c)  
Sol: State table for the given state diagram  
\[
\begin{array}{|c|c|c|}
\hline
\text{State} & \text{Input} & \text{Output} \ \\
\hline
S_0 & 0 & 1 \ \\
S_0 & 1 & 0 \ \\
S_1 & 0 & 1 \ \\
S_1 & 1 & 0 \ \\
\hline
\end{array}
\]

Output is 1’s complement of input.

11. Ans: (c)  
Sol: In state (C), when XYZ = 111, then Ambiguity occurs  
Because, from state (C)  
\[\Rightarrow\ \text{When} \ X=1, Z=1\]  
\[\Rightarrow \text{N.S is} \ (A)\]  
When Y = 1, Z = 1 \[\Rightarrow \text{N.S is} \ (B)\]

State D, E are equal, remove state E and replace E with D in next state.
12. **Ans: (c)**
**Sol:** For Asynchronous sequential circuits clock is applied at one flip flop and the next stage receives clock from previous stage output.

13. **Ans: (d)**
**Sol:** Master slave JK flip flop is a edge triggered flip flop.

14. **Ans: (b)**
**Sol:**
- Divider : Bi stable multivibrator
- Clips input voltage at Two predetermined levels : Schmitt trigger
- Square wave generator : Astable multivibrator
- Narrow current pulse generator : Blocking oscillator

15. **Ans: (a)**
**Sol:** A flip-flop is a bistable multivibrator.

A flip-flop remains in one stable state indefinitely until it is directed by an input signal to switch over to the other stable state.

Both statements are correct and statement-II is correct explanation of statement-I.

16. **Ans: (a)**
**Sol:** The collection of all state variables (memory element stored values) at any time, contain all the information about the past, necessary to account for the circuit’s future behaviour.

A change in the stored values in memory elements changes the sequential circuit from one state to another.

Both statements are correct and statement - II is correct explanation of statement-I.
01. Sol: State diagram:

![State Diagram](image)

State table:

<table>
<thead>
<tr>
<th>Input</th>
<th>Present state</th>
<th>Next state</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A</td>
<td>A</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>B</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>B</td>
<td>C</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>B</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>C</td>
<td>B</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>C</td>
<td>A</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>D</td>
<td>E</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>D</td>
<td>E</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>E</td>
<td>B</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>E</td>
<td>B</td>
<td>0</td>
</tr>
</tbody>
</table>

Implementing the given sequence detector using D-flipflops:

<table>
<thead>
<tr>
<th>Input S</th>
<th>Present state Q2 Q1 Q0</th>
<th>Next state D2 D1 D0</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0</td>
<td>0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0 0 1</td>
<td>0 1 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0 1 0</td>
<td>0 1 1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0 1 1</td>
<td>0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1 0 0</td>
<td>0 1 0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1 0 1</td>
<td>* * *</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1 1 0</td>
<td>* * *</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1 1 1</td>
<td>* * *</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0 0 1</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0 1 0</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0 1 1</td>
<td>1 0 0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1 0 0</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1 0 1</td>
<td>* * *</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1 1 0</td>
<td>* * *</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1 1 1</td>
<td>* * *</td>
<td>0</td>
</tr>
</tbody>
</table>
K-maps:

\[
\begin{array}{cccc}
S & Q_0 & Q_1 & Q_2 \\
\hline
00 & & & \\
01 & \times & \times & \times \\
11 & \times & \times & \times \\
10 & & & \\
\end{array}
\]

\[D_2 = S Q_1 Q_0\]

\[
\begin{array}{cccc}
S & Q_0 & Q_1 & Q_2 \\
\hline
00 & & & \\
01 & \times & \times & \times \\
11 & \times & \times & \times \\
10 & & & \\
\end{array}
\]

\[D_1 = \bar{S} Q_2 + \bar{S} Q_1 Q_0 + \bar{S} Q_1 Q_0\]

Circuit diagram:
02.
Sol:

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
<th>Flip Flop Inputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_2$</td>
<td>$Q_1$</td>
<td>$Q_0$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Excitation Table

<table>
<thead>
<tr>
<th>$Q_n$</th>
<th>$Q_{n+1}$</th>
<th>$J$</th>
<th>$K$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$\times$</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>$\times$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>$\times$</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>$\times$</td>
<td>0</td>
</tr>
</tbody>
</table>

1, 3, 4, 7 are minterms taken as don’t cares for this problem.

$$K_2 = \Sigma(6)+\Sigma d(0,1,2,3,4,7)$$  
$$K_1 = \Sigma m(2,6)+\Sigma d(0,1,3,4,5,7)$$  
$$K_0 = \Sigma m(5)+\Sigma d(0,1,2,3,4,6,7)$$
### 03. Sol:

<table>
<thead>
<tr>
<th>Present State</th>
<th>Next State</th>
<th>FF Inputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Q_2\ Q_1\ Q_0)</td>
<td>(Q_2^+\ Q_1^+\ Q_0^+)</td>
<td>(D_2 = O_2)</td>
</tr>
<tr>
<td>1 0 1</td>
<td>0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>0 1 0</td>
<td>1 1 0</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0</td>
<td>1 0 1</td>
<td>1</td>
</tr>
</tbody>
</table>

**K – map for \(O_2\):**

\[
\begin{array}{c|ccc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|cc|c|
01. Ans: (b)
Sol: \( V_{OH}(\text{min}) \):
(High level output voltage)
The minimum voltage level at a Logic circuit output in the logic ‘1’ state under defined load conditions.

\( V_{OL}(\text{max}) \):
(Low level output voltage)
The maximum voltage level at a logic circuit output in the Logical ‘0’ state under defined load conditions.

\( V_{IL}(\text{max}) \):
(Low level input voltage)
The maximum voltage level required for a logic ‘0’ at an input. Any voltage above this level will not be accepted as a Low by the logic circuit.

\( V_{IH}(\text{min}) \):
(High level Input voltage)
The minimum voltage level required for logic ‘1’ at an input. Any voltage below this level will not be accepted as a HIGH by the Logic circuit.

Fig: currents and voltages in the two logic states.

02. Ans: (b)
Sol: Fan out is minimum in DTL
(High Fan-out = CMOS)
Power consumption is minimum in CMOS.
Propagation delay is minimum in ECL (fastest = ECL)

03. Ans: (b)
Sol: When \( V_i = 2.5V \),
\( Q_1 \) is in reverse active region
\( Q_2 \) is in saturation region
\( Q_3 \) is in saturation region
\( Q_4 \) is in cut-off region

04. Ans: (d)
Sol: The given circuit can be redrawn as below:

05. Ans: (b)
Sol: As per the description of the question, when the transistor \( Q_1 \) and diode both are OFF then only output \( z = 1 \).

\[
\begin{array}{c|c|c|c}
X & Y & Z & \text{Remarks} \\
\hline
0 & 0 & 0 & Q_1 \text{ is OFF, Diode is ON} \\
0 & 1 & 1 & Q_1 \text{ is OFF, Diode is OFF} \\
1 & 0 & 0 & Q_1 \text{ is ON, Diode is OFF} \\
1 & 1 & 0 & Q_1 \text{ is ON, Diode is OFF} \\
\end{array}
\]

Hence \( Z = \overline{XY} \)
06. Ans: (c)
Sol: Propagation delay time is less in Schottky transistor because it is not entering in to saturation region. Schottky transistors operate in active region whenever it is ON.

07. Ans: (b)
Sol: To obtain high Switching speed BJT operated in active region. In the active region BJT works as a linear element.

08. Ans: (a)
Sol: When transistor switches are to be used in an application where speed is a premium, it is better to reduce the storage time.
It is comparatively easy to reduce storage time rather than the rise time and fall time of a transistor switch.
Both statements are true and statement-II is the correct explanation of statement-I.

09. Ans: (a)
Sol: The TTL NAND gate in tri-state output configuration can be used for a bus arrangement with more than one gate output connected to a common line.
The tri-state configuration has a control input, which control the bus line.
Both statements are true and statement-II is the correct explanation of statement-I.

Conventional Practice Solutions

01.
Sol:
a) \[ Y = AB \]

b) \[ Y = A + B \]

c) \[ \text{Ex-} \text{OR of } A, B \text{ is given by} \]
\[ Y = A \oplus B \]
\[ Y = A \overline{B} + \overline{A}B \]
Note: We can generate \( \overline{A}, \overline{B} \) by using two more inverters. So, the total number of MOSFETS required to implement Ex-OR operation of \( A, B \) is 12.

d) Ex-NOR of \( A, B \) is given by

\[
Y = A \oplus B = \overline{A} \overline{B} + A B
\]

Note: We can generate \( \overline{A}, \overline{B} \) by using two more inverters. So, the total number of MOSFETS required to implement Ex-NOR operation of \( A, B \) is 12.

02. Sol:

a) Consider transmission gate as shown below.

If \( X = 1 \) NMOS is in ON state
P MOS is in ON state
Then \( Y = AX \)
If \( X = 0 \) PMOS is in OFF state
N MOS is in OFF state
Then \( Y = 0 \)
For the given figure in Question the output is
If \( C = 1 \), then \( Y = A \)
i.e., in general \( Y = AC \)
If \( C = 0 \), then \( Y = B \)
i.e., in general \( Y = B \overline{C} \)
\( \therefore \) Total output \( Y = AC + B \overline{C} \)

b) \( Y = AC + B \overline{C} \)

If \( C \) replaced by \( B \), \( A \) replaced by \( \overline{A} \)
\( B \) replaced by \( A \)
\( Y = AC + B \overline{C} \), \( Y = \overline{A}B + A \overline{B} \)
c) \[ Y = AC + B\overline{C} \]
Objective Practice Solutions

01. Ans: (b)
Sol: Square of a 4-bit number can be at most 8-bit number.
\{ i.e (1111)_2 = (15)_{10} \\
\quad [ (15)_{10} ]_2 = (225)_{10} \}.
Therefore ROM requires 8 data lines.
Data is of size of 4 bits
ROM must require 4 address lines and 8 data lines
ROM = 2^n \times m
n = inputs (address lines),
m = output lines
n = 4, m = 8.

02. Ans: (a)
Sol: ROM is used to design a combinational circuit. The number of address lines of the ROM is equal to the number of input variables in the truth table.
ROM is represented as 2^n \times m where 2^n inputs and m output lines.
[Where n = address bits]

03. Ans: (b)
Sol:
\[
\begin{array}{cccccccc}
 & & & & & & & \text{i/p s} \\
X_7 & X_6 & X_5 & X_4 & Y_3 & Y_2 & Y_1 & Y_0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\
0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \\
1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]
 Outputs \[2421\]

04. Ans: (c)
Sol:

At the rising edge of the first clock pulse the content of location (0110)_2 \rightarrow 6 \Rightarrow 1010 appears on the data bus, at the rising of the second clock pulse the content of location (1010)_2 \rightarrow 10 \Rightarrow 1000 appears on the data bus.

05. Ans: (b)
Sol: 1-bit SRAM memory cell is

In 2 inverters, output of the 1st Inverter is connected to Gate Input of 2nd Inverter and vice versa.

06. Ans: (c)
Sol: SRAM is relatively high speed memory that stores the most recently used instructions.
\therefore It is preferred when the requirement is of lower access time.
07. Ans: (b)  
Sol: SRAM : This contains conventional storage like latches (BJT or MOSFET) and has both Read and Write operation. 
        ROM : This contains conventional storage like latches (BJT or MOSFET) and it is non volatile. 
        PLA : This contains a set of AND, OR and INVERT logic gates and can be programmed. 
        DRAM : This contains only MOSFET’s and needs periodic refreshing.

08. Ans: (d)  
Sol: SRAM is more expensive and less dense than DRAM and is therefore not used for high capacity, low - cost applications such as main memory in personal computers.

09. Ans: (a)  
Sol: In DRAM the bit is stored as a charge in capacitor, and it is made up of MOS transistors.
Conventional Practice Solutions

01.
Sol: As there are 128 words 7 address lines are required. For the random access R/W memory no. of data lines is 8. If the write enable pin is 1, the data lines behave as input lines. If the write enable pin is 0, the random access R/W memory will read data.

```
No. of address lines = 7
No. of data inputs / outputs = 8
Write enable = 1
Chip selected = 1
Total   = 17
```

02.
Sol:
(a) Bipolar static RAM cell:

The bipolar cell contains two bipolar transistors and two resistors. The bipolar cell requires more chip area than the MOS cell because a bipolar transistor is more complex than a MOSFET, and because the bipolar cell requires separate resistors while the MOS cell uses MOSFETS as resistors (Q3 and Q4).

WRITE Operation:
The data is stored in BJT RAM cell in the following manner are kept, there by :
1) The cell is first selected by keeping the X and Y select lines high.
2) To write a ‘1’ at position y, the ‘1’ sense line is grounded.
3) Q2 goes to saturation when X, Y select lines are turned to low.
4) A ‘1’ is then latched in the cell so that a ‘1’ is written into the cell at position y.
5) To write a ‘0’ in the cell ‘0’ sense line is grounded.

READ operation from RAM:
1) The sense lines ‘0’ and ‘1’ are grounded.
2) If the cell contains ‘1’ then y = 1. Transistor Q2 goes to the saturation and the current will then be present in the ‘1’ sense line.
3) Q1 remains in the cut-off condition and no current flows in ‘0’ sense line.
4) The read operation is non – destructive. Once the read operation is performed, the contents in the cell remain intact.
5) The current present in a sense line is then amplified and the bit corresponding to that current will be stored in a shift register.

(b) MOSFET Dynamic RAM (DRAM) cell:
The earlier DRAMs were made using 3-transistor cell, which were later replaced by 1-transistor cell. Fig(a) shows a 1-transistor DRAM cell.
In this cell, the data bit is stored in a small capacitor rather than in a latch used for SRAM cell. Also, in this cell, only one transistor and a capacitor are required per bit, compared to six transistors in SRAM. This allows DRAM to have very high density in comparison to SRAM. The main disadvantage in a DRAM cell is that since the charge is stored in a capacitor, which can not hold it over an extended period of time. Therefore, the stored bit can not remain unless the charge is replenished or refreshed periodically. This requires additional circuitry.

Fig (b): shows a DRAM cell along with the simplified circuitry for read, write, and refresh operations.

**Read operation:**

For reading or writing operation, the word lines (Row) is to be selected which switches ON the transistor. The output enable OE LOW will enable the output buffer, making its output same as the bit line which is at the same logic level as the voltage on the capacitor. Thus, the output is at logic 1 corresponding to the capacitor charged and logic 0 corresponding to discharged capacitor.

**Write Operation:**

With the row line selected, the write enable WE LOW allows writing into the cell. If the Din bit is 1, the capacitor gets charged to logic 1 through the ON transistor, whereas, if Din bit is 0, the capacitor gets discharged through the ON transistor to the logic 0.

when the WE is made HIGH, the charge on the capacitor remains trapped on the capacitor (1 or 0).

02. Sol: 
(c) MOSFET static RAM (SRAM) cell:

A CMOS SRAM memory cell is shown in below fig

![Diagram of a CMOS SRAM cell](image)

Fig. A six transistor CMOS SRAM cell

Each bit in an SRAM is stored on four transistors, two NMOS and two PMOS, that form two cross-coupled inverters.
Two additional transistors $T_5$ and $T_6$ serve to control the access to a storage cell for read and write operations. Access to the cell is enabled by the word line (WL) which controls the two transistors $T_5$ and $T_6$ which, in turn control whether the cell should be connected to the bit lines BL and $\overline{BL}$. These bit lines are used to transfer data for both read and write operations.

**Read operation:**
Assume that the content of the memory is $Q = 1$. The read cycle is started by precharging both the bit lines BL and $\overline{BL}$ to logic 1, then asserting the word line $WL = 1$ enables both the access transistors $T_5$ and $T_6$. The values stored in $Q$ and $\overline{Q}$ are now transferred to the bit lines by leaving BL at its precharged value and discharging $\overline{BL}$ through the transistors $T_1$ and $T_5$ to logic 0. On the BL side, the transistors $T_4$ and $T_6$ pull the bit lines to $V_{CC}$, i.e., logic 1. If the content of memory is $Q = 0$, the opposite will happen and BL would be pulled towards 1 and BL towards 0.

**Write operation:**
For writing into the cell, the bit to be stored is applied at BL and its inverse at $\overline{BL}$. When the word line WL is asserted, the value to be stored is latched. The new bit replaces the earlier bit stored.
01. Ans: (b)
Sol:

<table>
<thead>
<tr>
<th>CLK</th>
<th>Counter</th>
<th>Decoder</th>
<th>V₀</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q₂ Q₁ Q₀</td>
<td>D₃ D₂ D₁ D₀</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0 0 0</td>
<td>0 0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1</td>
<td>0 0 0 1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>0 1 0</td>
<td>0 0 1 0</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>0 1 1</td>
<td>0 0 1 1</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>1 0 0</td>
<td>1 0 0 0</td>
<td>8</td>
</tr>
<tr>
<td>6</td>
<td>1 0 1</td>
<td>1 0 0 1</td>
<td>9</td>
</tr>
<tr>
<td>7</td>
<td>1 1 0</td>
<td>1 0 1 0</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>1 1 1</td>
<td>1 0 1 1</td>
<td>11</td>
</tr>
</tbody>
</table>

\[ V₀ = -I, R = -\frac{5I}{16} \times 10k\Omega \]
\[ = -\frac{5 \times 1 \times 10^{-3} \times 10 \times 10^3}{16} \]
\[ = -3.125V \]

02. Ans: (b)
Sol:

\[ R_{eq} = (((((2R∥2R)+R)∥2R)+R)∥2R)+R)∥2R) \]
\[ R_{eq} = R = 10k\Omega \]
\[ I = \frac{V_R}{R} = \frac{10V}{10k} = 1mA. \]

Current division at \( \frac{I}{16} \)
\[ = \frac{1 \times 10^{-3}}{16} = 62.5 \mu A \]

03. Ans: (c)
Sol: Net current at inverting terminal,
\[ I_i = \frac{1}{4} + \frac{1}{16} = \frac{51}{16} \]

04. Ans: (d)
Sol: Given that \( V_{DAC} = \sum_{n=0}^{3} 2^n b_n \) Volts
\[ V_{DAC} = 2^{-1} b_0 + 2^0 b_1 + 2^1 b_2 + 2^2 b_3 \]
\[ \Rightarrow V_{DAC} = 0.5b_0 + b_1 + 2b_2 + 4b_3 \]
Initially counter is in 0000 state

<table>
<thead>
<tr>
<th>Up counter o/p</th>
<th>( V_{DAC}(V) )</th>
<th>o/p of comparator</th>
</tr>
</thead>
<tbody>
<tr>
<td>b₃ b₂ b₁ b₀</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>0.5</td>
<td>1</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>1.5</td>
<td>1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>2.5</td>
<td>1</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>3.5</td>
<td>1</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>4.5</td>
<td>1</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>5.5</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>6.5</td>
<td>0</td>
</tr>
</tbody>
</table>

When \( V_{DAC} = 6.5 \) V, the o/p of comparator is ‘0’. At this instant, the clock pulses to the counter are stopped and the counter remains in 1101 state.

\[ \therefore \] The stable reading of the LED display is 13.
05. **Ans: (b)**

**Sol:** The magnitude of error between $V_{\text{DAC}}$ & $V_{\text{in}}$ at steady state is $|V_{\text{DAC}} - V_{\text{in}}| = |6.5 - 6.2| = 0.3$ V

06. **Ans: (a)**

**Sol:** In Dual slope

$$V_{\text{DAC}} \Rightarrow V_{\text{in}} = V_1 \cdot T_2$$

$$\Rightarrow V_{\text{in}} = \frac{V_1 \cdot T_2}{T_1} = \frac{100 \text{ mV} \times 370.2 \text{ ms}}{300 \text{ ms}}$$

DVM indicates $= 123.4$

07. **Ans: (d)**

**Sol:** No. of bits $= 8$,

Reference voltage $= 8$ V

![Counter diagram]

4 bits are driven

4 bits are grounded

Maximum peak to peak amplitude of the waveform at the output of the digital to analog converter is

$$V_{\text{max}} = \frac{V_\text{ref}}{2^n} \left(d_n \cdot 2^n\right)$$

$$= \frac{8}{256} \times 240$$

$$= 7.5$ V

08. **Ans: (d)**

**Sol:**

Ex: $f_\text{in} = 1 \text{ kHz} \rightarrow f_s = 2 \text{ kHz}$

$$f_\text{in} = 25 \text{ kHz} \leftrightarrow f_s = 50 \text{ kHz}$$

1. Max conversion time $= 2^{N+1}T = 2^{11.1} \mu s = 2048 \mu s$

2. Sampling period $= T_s \geq$ maximum conversion time

$$T_s \geq 2048 \mu s$$

3. Sampling rate $f_s = \frac{1}{T_s} \leq \frac{1}{2048 \times 10^{-6}}$

$$f_s \leq 488 \text{ Hz} \leq 500 \text{ Hz}$$

4. $f_\text{in} = \frac{f_s}{2} = 250$ Hz

09. **Ans: (b)**

**Sol:**

$$V_{\text{in}} = \frac{V_\text{ref}}{RC_{\text{eq}}}$$

$$V_{\text{in}}^1 = \frac{V_\text{ref}}{T}$$

$$V_{\text{in}}^1$$ has to settle down within $\frac{1}{2}$ LSB of full scale value.

i.e.

$$\frac{509}{510} \Rightarrow T = \frac{75 \times (255 \times 8 \times 10^{-12}) \times 509}{510}$$

$$\Rightarrow T \approx 0.15 \mu \text{sec}$$

Thus sample period $T_s \geq T$

$$T_s \geq 0.15 \text{ m sec}$$

$$f_s \max = \frac{1}{T_{s,\text{min}}}$$

$$= \frac{1}{0.15 \times 10^{-6}} \text{ Hz}$$

$$\approx 6 \text{ Megasamples}$$
10. Ans: (a)
Sol: Dual-slope A/D converter is the most preferred A/D conversion approach in digital multimeters.

Dual-slope A/D converter provides high accuracy in A/D conversion, while at the same time suppressing the hum effect on the input signal.

Both Statements are true and statement-II is the correct explanation of statement-I.

11. Ans: (d)
Sol: SAR type ADC : Settling time for n-bits is (n+2) T clock pulses
Flash ADC : (2^n−1) comparators required for n-bit dual
Dual slope ADC : Works well even in noisy environment
Counter DAD : Settling time dependent on the input

12. Ans: (c)
Sol: Dual slope ADC : Hum rejection approximation
Counter-ramp ADC : Conversion time dependent on single amplitude
Successive ADC : Fixed conversion time, depends on the number of bits
Simultaneous ADC: High speed operation

13. Ans: (a)
Sol: The output of an 8-bit A to D converter is 40H for an input of 2.5V.
ADC has an output range of 00 to FFH for an input range of −5V to +5V.

Both Statements are true and statement-II is the correct explanation of statement-I.

14. Ans: (c)
Sol: Digital ramp converter is the slowest ADC. Conversion time for digital ramp ADC is not N^2T.

15. Ans: (b)
Sol: Resolution for n-bit A/D converter in percentage.
\[
\frac{1}{2^n-1} \times 100
\]
\[
= \frac{1}{2^{12}-1} \times 100
\]
\[
= 2.442 \times 10^{-4} \times 100
\]
\[
= 0.02442
\]
Conventional Practice Solutions

01. Sol: We know that (from superposition theorem)
\[ V_{01} = -V_{\text{Ref}} (b_0 + b_1 \cdot 2^1 + b_2 \cdot 2^2 + b_3 \cdot 2^3 + b_4 \cdot 2^4 + b_5 \cdot 2^5 + b_6 \cdot 2^6 + b_7 \cdot 2^7) \]
\[ V_{02} = -V_{\text{Ref}} (b_8 + b_9 \cdot 2^1 + b_{10} \cdot 2^2 + b_{11} \cdot 2^3 + b_{12} \cdot 2^4 + b_{13} \cdot 2^5 + b_{14} \cdot 2^6 + b_{15} \cdot 2^7) \]

The correct value corresponding to an 16-bit DAC is,
\[ V_0 = -V_{\text{Ref}} [b_0 + b_1 \cdot 2^1 + \ldots + b_{15} \cdot 2^{15}] \]
from virtual ground concept
\[ \frac{0-V_{01}}{R} + \frac{0-V_{02}}{1k} + \frac{0-V_0'}{1k} = 0 \]
\[ \therefore \frac{V_{01}}{1} + \frac{V_{02}}{R} = \frac{-V_0'}{1} \]

02. Sol:

a) Given \( f = 100 \text{ kHz} \)
\[ \tau = \frac{1}{f} = \frac{1}{100 \text{ kHz}} = 10^{-5} \text{ sec} \]
\[ N = \text{number of bits} = 8 \]

Maximum conversion time of an 8 bit digital ramp ADC is \( 2^N \tau \)
\[ \tau_{\text{Ramp}} = 2^N \tau = 2^8 \times 10^{-5} = 2.56 \text{ m sec} \]
\[ = 2560 \mu \text{ sec} \]

Maximum conversion time of successive approximation type counter of 8 bit is \( n \tau \).
\[ \tau_{\text{Successive}} = n \tau = 8 \times 10^{-5} = 80 \mu \text{ sec} \]

Maximum conversion time of flash type ADC
\[ \tau_{\text{Flash}} = \tau = 10^{-5} \]
\[ = 10 \mu \text{ sec} \]
\[ \tau_{\text{Ramp}} = \frac{2560}{80} = 128; \quad \tau_{\text{Successive}} = \frac{80}{10} = 8 \]
\[ \tau_{\text{Flash}} = \frac{2560}{256} = 10 \]

b) 3-bit Flash type ADC:

The Flash converter is the highest – speed ADC. The Flash converter in figure has a 3-bit resolution and a step size of 1V. The voltage divider sets up reference levels for each comparator so that there are seven levels corresponding to 1V, 2V……….7V. The \( V_A \) is connected to another input of each comparator.

With \( V_A < 1V \) all the comparator outputs \( C_1 \) to \( C_7 \) will be “HIGH”. With \( V_A > 1V \), one or more of the comparator outputs will be low.
The comparator outputs are fed into an active - low priority encoder that generates a binary output corresponding to the highest - numbered comparator output that is “Low”.

<table>
<thead>
<tr>
<th>Analog input</th>
<th>Comparator outputs</th>
<th>Digital Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_A$</td>
<td>$C_1$ $C_2$ $C_3$ $C_4$ $C_5$ $C_6$ $C_7$</td>
<td>$C$ $B$ $A$</td>
</tr>
<tr>
<td>0 - 1 V</td>
<td>1 1 1 1 1 1 1</td>
<td>0 0 0</td>
</tr>
<tr>
<td>1 - 2 V</td>
<td>0 1 1 1 1 1 1</td>
<td>0 0 1</td>
</tr>
<tr>
<td>2 - 3 V</td>
<td>0 0 1 1 1 1 1</td>
<td>0 1 0</td>
</tr>
<tr>
<td>3 - 4 V</td>
<td>0 0 0 1 1 1 1</td>
<td>0 1 1</td>
</tr>
<tr>
<td>4 - 5 V</td>
<td>0 0 0 0 1 1 1</td>
<td>1 0 0</td>
</tr>
<tr>
<td>5 - 6 V</td>
<td>0 0 0 0 0 1 1</td>
<td>1 1 0</td>
</tr>
<tr>
<td>6 - 7 V</td>
<td>0 0 0 0 0 0 1</td>
<td>1 1 1</td>
</tr>
<tr>
<td>&gt; 7 V</td>
<td>0 0 0 0 0 0 0</td>
<td>1 1 1</td>
</tr>
</tbody>
</table>

03.
Sol:

$$V_0 = \left[ \frac{-R_3 b_3 - R_2 b_2 - R_1 b_1 - R_0 b_0}{R_3 + R_2 + R_1 + R_0} \right] V_{ref}$$

Comparing fig (i) with the figure given in the question $b_3 b_2 b_1 b_0 = 1011$, $R_f = 100k\Omega$; $R_3 = 100k\Omega$; $R_2 = 200k\Omega$; $R_1 = 400k\Omega$; $R_0 = 800k\Omega$; $V_{ref} = 5V$

$$V_0 = \left[ \frac{-100 - 200 - 100 - 800}{400} \right] \times 5 = \frac{-100}{400} \times 5 = \frac{-5}{8} = -6.875V$$

$$V_0 = -6.875V$$

Fig: 3 – bit Flash ADC
Objective Practice Solutions

01. Ans: (a)
Sol: chip select is an active low signal for \( \text{chipselect} = 0 \); the inputs for NAND gate must be let us see all possible cases for \( \text{chipselect} = 0 \) condition

<table>
<thead>
<tr>
<th>A_7</th>
<th>A_6</th>
<th>A_5</th>
<th>A_4</th>
<th>A_3</th>
<th>A_2</th>
<th>A_1</th>
<th>A_0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

1 0 0 1 0 0 0 X X
1 0 1 0 0 0 0 X X
0 0 0 0 1 1 X X
0 0 1 1 1 1 X X
0 1 0 1 0 0 X X
0 1 1 0 0 0 X X
1 0 0 1 0 0 X X
1 0 0 0 0 0 X X

The only option that suits here is option(a)

\( A_0 \) & \( A_1 \) are used for line selection
\( A_2 \) to \( A_7 \) are used for chip selection

02. Ans: (d)
Sol:
- Both the chips have active high chip select inputs.
- Chip 1 is selected when \( A_8 = 1, A_0 = 0 \)
- Chip 2 is selected when \( A_8 = 0, A_0 = 1 \)
- Chips are not selected for combination of 00 & 11 of \( A_8 \) & \( A_0 \)
- Upon observing \( A_8 \) & \( A_0 \) of given address Ranges, F800 to F9FF is not represented

03. Ans: (d)
Sol: The I/O device is interfaced using “Memory Mapped I/O” technique.
The address of the Input device is

\[
\begin{align*}
\text{Address} & = \text{LDA} \ F8F8H \\
\text{Chip select} & = 0
\end{align*}
\]  

04. Ans: (b)
Sol:
- Output 2 of 3×8 Decoder is used for selecting the output port. \( \therefore \) Select code is 010

\[
\begin{align*}
A_{15} & \ A_{14} \ A_{13} \ A_{12} \ A_{11} \ A_{10} \ \cdots \ A_0 \\
0 \   & \ 1 \  0 \  1 \  0 \  0 \ \cdots \ 0
\end{align*}
\]

\[
\Rightarrow 5000H
\]

- This mapping is memory mapped I/O
05. Ans: (d)
Sol:

<table>
<thead>
<tr>
<th>A15 A14 A13 A12 A11 A10</th>
<th>A9- - - A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 0</td>
<td>0 - - - 0</td>
</tr>
<tr>
<td></td>
<td>=0800H</td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>1 - - - 1</td>
</tr>
<tr>
<td></td>
<td>=0BFFH</td>
</tr>
<tr>
<td>0 0 0 1 1 0</td>
<td>0 - - - 0</td>
</tr>
<tr>
<td></td>
<td>=1800H</td>
</tr>
<tr>
<td>0 0 0 1 1 0</td>
<td>1 - - - 1</td>
</tr>
<tr>
<td></td>
<td>=1BFFH</td>
</tr>
<tr>
<td>0 0 1 0 1 0</td>
<td>0 - - - 0</td>
</tr>
<tr>
<td></td>
<td>=2800H</td>
</tr>
<tr>
<td>0 0 1 0 1 0</td>
<td>1 - - - 1</td>
</tr>
<tr>
<td></td>
<td>=2BFFH</td>
</tr>
<tr>
<td>0 0 1 1 1 0</td>
<td>0 - - - 0</td>
</tr>
<tr>
<td></td>
<td>=3800H</td>
</tr>
<tr>
<td>0 0 1 1 1 0</td>
<td>1 - - - 1</td>
</tr>
<tr>
<td></td>
<td>=3BFFH</td>
</tr>
</tbody>
</table>

06. Ans: (a)
Sol: Address Range given is

\[
\begin{array}{cccccccccccccc}
A_{15} & A_{14} & A_{13} & A_{12} & A_{11} & A_{10} & A_9 & A_8 & A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\
1000H \rightarrow & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
2FFFH \rightarrow & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

To provide \( \overline{cs} \) as low, The condition is

\[ A_{15} = A_{14} = 0 \text{ and } A_{13} A_{12} = 01 \text{ (or) } 10 \]

i.e \( A_{15} = A_{14} = 0 \) and \( A_{13} A_{12} \) shouldn’t be 00, 11.

Thus it is \( A_{15} + A_{14} + [A_{13}A_{12} + \overline{A_{13}}A_{12}] \).
07. Ans: (a)
Sol: 

A₁₅, A₁₄ are used for chip selection
A₁₃, A₁₂, A₁₁ are used for input of decoder

<table>
<thead>
<tr>
<th>A₁₅</th>
<th>A₁₄</th>
<th>A₁₃</th>
<th>A₁₂</th>
<th>A₁₁</th>
<th>A₁₀</th>
<th>A₀</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Enable of decoder</td>
<td>Input of decoder</td>
<td>Address of chip</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Size of each memory block = 2¹¹ = 2K

08. Ans: (a)
Sol: The data path contains all the circuits to process data within the CPU with the help of which data is suitably transformed.

It is the responsibility of the control path to generate control and timing signals as required by the opcode.
Both Statements are true and statement-II is the correct explanation of statement-I.

09. Ans: (b)
Sol: Program counter is a register that contains the address of the next instruction to be executed.

IR (Instruction Register) is not accessible to programmer.

Both Statements are true but statement-II is not correct explanation of statement-I.

10. Ans: (a)
Sol: A processor can reference a memory stack without specifying an address. The address is always available and automatically updated in the stack pointer. Both Statements are true and statement-II is the correct explanation of statement-I.

11. Ans: (c)
Sol: The programmer has to initialize the stack pointer based on design requirements.

12. Ans: (b)
Sol: The DMA technique is more efficient than the Interrupt-driven technique for high volume I/O data transfer. The DMA technique does not make use of the Interrupt mechanism. Both Statements are true but statement-II is not correct explanation of statement-I.
13. Ans: (c)  
Sol: A microcontroller has onchip (inbuilt) memory, where as a microprocessor has no such internal memory. The program to be run by microprocessor is to be store in separate memory (E²PROM) chip and to be interfaced microprocessor.

14. Ans: (d)  
Sol: INTR is a non vectored interrupt. As such external hardware is required to supply vector address. SIM is not used with respect to INTR. The SIM is used for selective local masking of three hardware maskable vectored interrupts (RST 7.5, RST 6.5, RST 5.5).

---

Conventional Practice Solutions

01.  
Sol: Given that, microprocessor has  
Number of address lines (m) = 20  
Number of data lines (n) = 16

(i) Addressing capacity = \(2^m = 2^{20}\)

Data handling capacity = \(-2^n-1\) to \((2^n-1)\)

(ii) Number of memory ICs required

\[
\frac{2^{20} \times 16}{2^{16} \times 8} = 32
\]

02.  
Sol:  
• Interrupt enable flipflop gets disabled by 8085 when it vectors to an ISR after recognizing occurrence of an interrupt. As such, all the maskable interrupts are disabled automatically to avoid re-entrance.
• At the end of ISR, the programmer has to include EI instruction which sets the interrupt enable flipflop and enables the maskable interrupts.
• It is necessary to enable all the maskable interrupts before coming out of ISS.

03.  
Sol:  
• \(M_1\) is program memory (ROM)  
• \(M_2\) & \(M_3\) are Data memories (RAM)  
• \(A_{11}\) to \(A_{15}\) of 8085 are used for chip selection for each memory. \(A_0\) to \(A_{10}\) of 8085 are used for line selection within each memory.
• Size of each memory is 2KB since 11 Address lines are used for line selection
• Memory Address map

<table>
<thead>
<tr>
<th>A15</th>
<th>A14</th>
<th>A13</th>
<th>A12</th>
<th>A11</th>
<th>A10</th>
<th>A9</th>
<th>A8</th>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

04. 
Sol: 1. Two 2732 A (4 kB) EPROM ICs are interfaced to 8085

4 KB = 2^12 B has 12 Address input pins (A11 – A0)

Byte difference for 4 kB is FFFH

EPROM1 - Starting address is 0000H
End address is 0000H
0000H + FFFH = OFFFH

EPROM2 - Starting address is 1000H
End address is 1000H
1000H + FFFH = 1FFFH

2. Two 6116 (2kB) RAM ICs are also interfaced to 8085

2 kB = 2^11 B has 11 address input pins (A10 – A0)

Byte difference for 2 kB is 7FFH

RAM1 – Starting address is 2000H
End address is 2000H +
7FFH = 27FFH

RAM2 – Starting address is 3000H (assuming discontinuous address mapping)
End address is 3000H +
7FFH = 37FFH

3. Two 8255 ICs are also interfaced to 8085,

8255 IC1 - 4000H to 4003H
8255IC₂ - 5000H to 5003H

Assuming discontinuous address mapping

**Address Map:**

<table>
<thead>
<tr>
<th>A₁₅A₁₄A₁₃A₁₂</th>
<th>A₁₁A₁₀A₉A₈</th>
<th>A₇A₆A₅A₄</th>
<th>A₃A₂A₁A₀</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 KB EPROM1</td>
<td>0000H</td>
<td>0000</td>
<td>00000</td>
</tr>
<tr>
<td></td>
<td>.</td>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td></td>
<td>0FFFH</td>
<td>0000</td>
<td>11111</td>
</tr>
</tbody>
</table>

| 4 KB EPROM2   | 1000H       | 0000      | 00000    | 00000    |
|               | .           | .         | .        | .        |
|               | 1FFFH       | 0000      | 11111    | 11111    |

| 2 KB RAM1     | 2000H       | 0010      | 00000    | 00000    |
|               | .           | .         | .        | .        |
|               | 27FFH       | 0010      | 11111    | 11111    |

| 2 KB RAM2     | 3000H       | 0011      | 00000    | 00000    |
|               | .           | .         | .        | .        |
|               | 37FFH       | 0011      | 11111    | 11111    |

| 8255 IC1      | 4000H       | 0100      | 00000    | 00000    |
|               | .           | .         | .        | .        |
|               | 4003H       | 0100      | 00000    | 00000    |

| 8255 IC2      | 5000H       | 0101      | 00000    | 00000    |
|               | .           | .         | .        | .        |
|               | 5003H       | 0101      | 00000    | 00000    |
It can be observed from above address map that $A_{14} - A_{12}$ of 8085 can be used for selecting output lines of 74LS138 ($3 \times 8$ decoder).

For each EPROM IC, $A_{11} - A_0$ of 8085 can be used for byte selection.

For each RAM IC, $A_{10} - A_0$ of 8085 can be used for byte selection.

For each 8255 IC, $A_1 - A_0$ of 8085 can be used for port selection.

Decoding logic of 74LS138 is given below.

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_0$ connected to $\overline{CE}$ of EPROM1

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_1$ connected to $\overline{CE}$ of EPROM2

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_2$ connected to $\overline{CE}$ of RAM1

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_3$ connected to $\overline{CE}$ of RAM2

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_4$ connected to $\overline{CE}$ of 8255 IC1

<table>
<thead>
<tr>
<th>$A_{14}$</th>
<th>$A_{13}$</th>
<th>$A_{12}$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>$Y_4$</th>
<th>$Y_5$</th>
<th>$Y_6$</th>
<th>$Y_7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
| $\rightarrow$ Output $Y_5$ connected to $\overline{CE}$ of 8255 IC2

4. The below given figure shows demultiplexing the time multiplexed address/data bus of 8085, power on reset circuit for 8085, generation of required control signals.
### Objective Practice Solutions

#### 01. Ans: (c)
**Sol:**

\[
\begin{align*}
6010H: & \text{LXI H, 8A79H ; (HL) = 8A79H} \\
6013H: & \text{MOV A, L ; (A) \rightarrow (L) = 79} \\
6014H: & \text{ADD H ; (A) = 0111 1001} \\
\end{align*}
\]

\[
\begin{align*}
6015H: & \text{DAA ; } (A) = 0000 0011 \\
\end{align*}
\]

\[
\begin{align*}
6016H: & \text{MOV H, A ; (H) \rightarrow (A) = 69H} \\
6017H: & \text{PCHL ; (PC) \rightarrow (HL) = 6979H}
\end{align*}
\]

#### 02. Ans: (c)
**Sol:**

\[
\begin{align*}
0100H: & \text{LXI SP, 00FFH ; (SP) = 00FFH} \\
0103H: & \text{LXI H, 0107 H ; (HL) = 0107H} \\
0106H: & \text{MVI A, 20H ; (A) = 20H} \\
0108H: & \text{SUB M ; (A) \rightarrow (A)-(0107)} \\
\end{align*}
\]

\[
\begin{align*}
; (0107) = 20H = M \\
; (A) = 00H \\
\text{ORI 40H ; } A \equiv 40H \\
\text{ADD M ; } 40H + 20H = 60H
\end{align*}
\]

#### 03. Ans: (c)
**Sol:**

\[
\begin{align*}
\text{LXI SP, 00FFH ; (SP) = 00FFH} \\
\text{LXI H, 0107 H ; (HL) = 0107H} \\
\text{MVI A, 20H ; (A) = 20H} \\
\text{SUB M ; (A) \rightarrow (A)-(0107)}
\end{align*}
\]

#### 04. Ans: (c)
**Sol:**

\[
\begin{align*}
\text{SUB1: MVI A, 00H A\leftarrow 00H} \\
\text{CALL SUB2 \rightarrow program will shifted to SUB 2 address location} \\
\text{SUB 2: INR A \rightarrow} \\
\text{RET \rightarrow returned to the main program} \\
\end{align*}
\]

#### 05. Ans: (c)
**Sol:**

The loop will be executed until the value in register equals to zero, then,

\[
\text{Execution time} = 9(7T+4T+4T+10T)+(7T+4T+4T+7T)+7T = 254T
\]

#### 06. Ans: (d)
**Sol:**

\[
\begin{align*}
\text{H = 255 : L = 255, 254, 253, ---0} \\
\text{H = 254 : L = 0, 255, 254, ---0} \\
\end{align*}
\]

\[
\text{H = 1 : L = 0, 255, 254, 253, ---0} \\
\text{H = 0 : ---} \\
\]

→ In first iteration (with H = 255), the value in L is decremented from 255 to 0 i.e., 255 times
In further remaining 254 iterations, the value in L is decremented from 0 to 0 i.e., 256 times.

\[ \text{Value in L} = [255 + (254 \times 256)] \]

\[ \Rightarrow 65279 \text{ times} \]

07. Ans: (a)
Sol: “STA 1234H” is a 3-Byte Instruction and it requires 4 Machine cycles (Opcode fetch, Operand1 Read, Operand2 Read, Memory write). The Higher order Address \(A_{15}-A_8\) sent in 4 machine cycles is as follows:

Given “STA 1234” is stored at 1FFEH

i.e., Address Instruction

1FFE, 1FFF, 2000 : STA 1234H

<table>
<thead>
<tr>
<th>Machine cycle</th>
<th>Address (A(_{15})-A(_0))</th>
<th>Higher order address (A(_{15})-A(_8))</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Opcode fetch</td>
<td>1FFEH</td>
<td>1FH</td>
</tr>
<tr>
<td>2. Operand1 Read</td>
<td>1FFFH</td>
<td>1FH</td>
</tr>
<tr>
<td>3. Operand2 Read</td>
<td>2000H</td>
<td>20H</td>
</tr>
<tr>
<td>4. Memory Write</td>
<td>1234H</td>
<td>12H</td>
</tr>
</tbody>
</table>

i.e. Higher order Address sent on \(A_{15}-A_8\) for 4 Machine Cycles are 1FH, 1FH, 20H, 12H.

08. Ans: (d)
Sol: The operation SBI BE\(_H\) indicates \(A - BE \rightarrow A\) where \(A\) indicates accumulator. Thus the result of the subtraction operation is stored in the accumulator and the contents of accumulator are changed.

09. Ans: (c)
Sol: If the content in register B is to be multiplied with the content in register C, the contents of register B is added to the accumulator (initial value of accumulator is 0) for \(C\) times.

10. Ans: (c)
Sol: Push takes 12T states due to pre decrement and pop takes 10T states.

11. Ans: (d)
Sol:

\[ \begin{align*}
\text{CY} & \quad \text{Given } \quad A = A_7H = \begin{array}{c} 1 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \end{array} \quad 0 \\
\text{After executing RLC } & \Rightarrow A = \begin{array}{c} 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \end{array} \quad 1 \\
A & = 4F_H \text{ and CY} = 1
\end{align*} \]

12. Ans: (b)
Sol: OUT: output data from accumulator to a port with 8-bit addresses. The contents of the accumulator are copied into the I/O ports specified by the operand.

IN: Input data to accumulator from a port with 8-bit address. The contents of the input port designated in the operand are read and loaded into the accumulator.

13. Ans: (a)
Sol: When RET instruction is executed by any subroutine then the top of the stack will be popped out and assigned to the PC.

14. Ans: (b)
Sol:

\[ \begin{align*}
PUSH\ PSW & \Rightarrow 1 \text{ Byte instruction} \\
& \Rightarrow OPFC + 2T + MW1C + MW2C \\
& \Rightarrow \text{Special OPFC} + MW1C + MW2C \\
& \Rightarrow 3 \text{ Machine cycles}
\end{align*} \]
15. Ans: (c)
Sol: Flags are not affected for execution of data transfer instructions since there is no involvement of ALU.

16. Ans: (a)
Sol: Immediate addressing : LXI H, 2050H
Implied addressing : RRC
Register addressing : MOV A, B
Direct addressing : LDA 30FF

17. Ans: (c)

18. Ans: (a)
Sol: Format of instruction Template:

<table>
<thead>
<tr>
<th>Label</th>
<th>Mnemonics</th>
<th>operand</th>
<th>comments</th>
</tr>
</thead>
</table>

19. Ans: (b)
Sol: Implicit addressing mode
: RAL

Register-indirect addressing mode
: MOV A, M

Immediate addressing mode
: JMP 3FAOH

Direct addressing mode
: LDA 03FCH

20. Ans: (a)
Sol: Total no. of machine cycles in CALL instruction is 18.
1. Opcode fetch = 6T
2. Two memory READ machine cycles to
   read subroutine address = 3T + 3T = 6T
3. Two memory WRITE machine cycles on
   the stack = 3T + 3T = 6T
∴ I/O was not used in CALL instruction.

21. Ans: (d)
Sol: PCHL : Transfer the contents of HL to the program counter.
SPHL : Transfer the contents of HL to the stack pointer
XTHL : Exchange the top of the stack with the contents of HL pair
XCHG : Exchange the contains of HL with those of DE pair
Conventional Practice Solutions

01. Sol: i) DAD H; (HL) + (HL)
   This instruction doubles the 16 bit number in HL pair which is equivalent to shifting that 16 bit number to left by 1 bit.

   ii) First instruction should be initialization instruction for loading stack pointer (SP) with required 16 bit RAM address.
   Ex: LXI SP, 2500H
   i.e., stack should be properly initialized.

02. Sol:
   ORG 0000H
   JMP MAIN
   ORG 0100H

MAIN: XRA A
   MOV C,A
   LDA 4200H
   MOV B,A
   LDA 4201H
   ADD B
   JNC END
   INR C

END: STA 4202H
   MOV A,C
   STA 4203H
   HLT
03. Sol: 
ORG 0000H
JMP MAIN
ORG 0100H

MAIN: LDA 2040H
MOV B, A
ANI 0FH
STA 2041H
MOV A, B
ANI F0H
RRC
RRC
RRC
STA 2042H
HLT

04. Sol: 
ORG 0000H
JMP MAIN

ORG 2501H
NUM DB 96H
ORG 2100H

MAIN: LDA 2501H
CMA
ADI 01H
STA 2502H
HLT

06. Sol: 
12FFH = 4863d

<table>
<thead>
<tr>
<th>Operation</th>
<th>No. of times of Execution</th>
</tr>
</thead>
<tbody>
<tr>
<td>LXI B, 12FFH</td>
<td>(BC) ← 12FFH 1 time</td>
</tr>
<tr>
<td>DELAY: DCX B</td>
<td>(BC)←(BC)-1 4863 times</td>
</tr>
<tr>
<td>XTHL</td>
<td>(TOS)←(HL) 4863 times</td>
</tr>
<tr>
<td>NOP</td>
<td>No operation 4863 times</td>
</tr>
<tr>
<td>NOP</td>
<td>No operation 4863 times</td>
</tr>
<tr>
<td>MOV A, C</td>
<td>(A)←(C) 4863 times</td>
</tr>
<tr>
<td>ORA B</td>
<td>(A)←(A) ∨ (B) 4863 times</td>
</tr>
<tr>
<td>JNZ DELAY</td>
<td>Jump to DELAY, if Z = 0 4863 times</td>
</tr>
</tbody>
</table>

Total T-states = 1×(10T) + 4863 [6T + 16T + 4T + 4T + 4T + 4T + 4T + 10T] – 3T
= 10T + 23342T – 3T
= 23341T

Time = 23341T × 0.30μs
= 70029.3μS
= 70.029ms
≈ 70.03 ms
07.

Sol:

```
ORG 0000H
JMP MAIN
ORG 0100H

MAIN: LDA 4000H
MVI C, 08H

LOOP: RLC
JNC SKIP
INR B

SKIP: DCR C
JNZ LOOP
MOV A, B
RAR
JC EVEN
MVI A, DDH
STA 4000H
HLT

EVEN: MVI A, EEH
STA 4000H
STOP: HLT
```
**Chapter 11: 8086 Microprocessor**

### Objective Practice Solutions

01. **Ans: (c)**
**Sol:** 16-bit microprocessor has more speed and more data handling capability compared to 8-bit microprocessor.

02. **Ans: (c)**
**Sol:** In case of a 16-bit processor, a single instruction is enough to process a function. For processing the same function a long sequence of instructions will be required for an 8-bit processor.

03. **Ans: (c)**
**Sol:**
- 8086 µP has 20 Address output lines. As such, a total of about $2^{20}$ i.e., 1MB memory can be directly addressed by 8086 µP.
- The programming model of 8086 µP has the following registers:
  - AX, BX, CX, DX
  - CS, DS, SS, ES
  - Flag registers, SP, IP, BP, SI, DI i.e., a total no. of 14 registers
- There are total 9 flags in 8086 µP and the flag register is divided into two types.
  - (a) Status flags: The six status flags are
    1. Sign flag (S)
    2. Zero flag (Z)
    3. Auxiliary carry flag (AC)
    4. Parity flag (P)
    5. Carry flag (CY)
    6. Overflow flag (O)
  - (b) Control flags: The three control flags are
    1. Directional flag (D)
    2. Interrupt flag (I)
    3. Trap flag (T)

<table>
<thead>
<tr>
<th>D15</th>
<th>D14</th>
<th>D13</th>
<th>D12</th>
<th>D11</th>
<th>D10</th>
<th>D9</th>
<th>D8</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>O</td>
<td>D</td>
<td>I</td>
<td>T</td>
<td>S</td>
<td>Z</td>
<td>AC</td>
<td>P</td>
<td>CY</td>
<td></td>
</tr>
</tbody>
</table>

**Fig:** Format of flag register

04. **Ans: (c)**
**Sol:** Setting Trap flag puts the processor into single mode for debugging. In single stepping microprocessor executes an instruction and enters into single step ISR. If TF = 1, the CPU automatically generates an internal interrupt after each instruction, allowing a program to be inspected as it executes instruction by instruction.

05. **Ans: (b)**
**Sol:** For 8086 µP, the jump distance in bytes for short jump range is forward 127 and backward 128.
06. Ans: (a)
Sol: Number of address lines in 8086 is 20. Address space is $2^{20} = 1$MB.

07. Ans: (d)
Sol: The instruction queue length in 8086 is 6 bytes and in 8088 is 4 bytes.

08. Ans: (d)
Sol: 8086 microprocessor can be operated in multiprocessor configuration when MN/MX input connected to ground.

09. Ans: (d)
Sol: A 16 bit μP completes access of a word starting from even address in one bus cycle.

10. Ans: (b)
Sol: In relative base indexed Addressing mode, the 20 bit physical address of Data segment location is calculated as followed.
$$P.A = (D.S \text{ register}) \times 10H + (Bx \text{ register}) + (DI \text{ register}) + 16 \text{ bit displacement}$$
$$= 2100H \times 10H + 0158H + 1045H$$
$$= 21000H + 2CF4H$$
$$= 23CF4H$$

11. Ans: (a)
Sol: Effective Address = (C.S reg) $\times 10H + (IP \text{ reg})$
$$= 1FABH \times 10H + 10A1H$$
$$= 20B51H$$

12. Ans: (c)
Sol: SI is the source index, used as a pointer to the current character being read in a string instruction. It is also available as an offset to add to BX or BP when doing indirect addressing.
DI is the destination index, used as a pointer to the current character being written or compared in a string instruction. It is also available as an offset.

13. Ans: (b)
Sol: The intermediate wait states are always, inserted between the clock cycles T2 and T3.

14. Ans: (a)
Sol: For a type 0 interrupt, the 8086 pushes the flag register on the stack, resets IF and TF and pushes the return addresses on the stack.

15. Ans: (c)
Sol: The interrupt vector table IVT of 8086 contains the starting CS and IP values of the interrupt service routine.

16. Ans: (d)
Sol: The 8086 arithmetic instructions work on Signed and unsigned numbers Unpacked BCD data.

17. Ans: (c)
Sol: LOOP and ROTATE instructions of an 8086 μP uses the contents of a CX register as a counter.

18. Ans: (c)
Sol: In a multi-processor configuration, the two co-processor instruction sets must be disjoint.

19. Ans: (b)
Sol: MOV [1234 H], AX
Move the contents of register AX to memory offset 1234 H and 1235 H.
SPECIAL FUNCTIONS OF GENERAL PURPOSE REGISTERS OF 8086

There are four 16bit general purpose Registers namely AX, BX, CX & DX registers in 8086µP. There are some special functions assigned to each general purpose register as given below

- **Special functions of AX Register:**
  i) For IO data transfer operations, AL register acts as either source or as destination. For data output operations, AL register as source. For data input operations, AL register as destination.

  **Ex:**
  - IN AL, F8H
  - IN AL, DX
  - OUT F9H, AL
  - OUT DX, AL
ii) For few instructions, when operands are not specified in the instruction then machine implicitly assumes accumulator as the operand.

Ex: DAA
    DAS
    AAA

iii) For multiplication operation, accumulator acts as one of the source operands and also as destination for result-strong similarly, accumulator acts as one of the operands in division operation.

- **Special Functions of BX Register:**
  BX register is used to hold 16 bit offset Address in few indirect memory Addressing modes.

  Ex: MOV [BX], AL
      MOV AX, 04[BX]

- **Special function of CX Register:**
  8 bit CL register or 16bit CX register can be used as counter register in few instructions.

  Ex: Loop instructions, rotate instructions, shift instructions

- **Special Functions of DX Register:**
  i) in variable IO port addressing mode, DX register is used as IO pointer register to hold 16bit port Address.

  Ex: IN AL, DX
      OUT DX, AL

  ii) For multiplication operation of two 16 bit numbers, the higher order 16bits of 32bit result will be stored in DX register for division operation of 32bit/16bit, the 16bits of remain will be stored in DX register

02. **Disadvantages of 8085:**

- 16-bit processing is complicated.
- Instruction set is simple.
- Speed is low.
- Process of fetch and execution takes place instruction by instruction.
- Less number of registers.

03. **Advantages of 8086 over 8085**

- 8086μP is a 16bit microprocessor i.e., the processing capacity and Data Handling capacity of 8086μP is 16bit
- The addressing capacity is 1MB
-Fetching and execution operations can be pipelined.
- Powerful instructions are made available. Instruction set is rich with string manipulation instructions and bit manipulation instructions
- Can perform more complicated arithmetic and logical operations.
- High speed. Standard operating speed is 5MHz

**Limitations of 8086:**

- Probably the most important difference between an 8086 and a modern PC processor is that the 8086 has no hardware support for virtual memory.
- An 8086 is only one part of a complete computer system. It requires at least several other chips to function.
- One distinctive and annoying feature that was unique to the 8086 was its segmented addressing scheme. It made it difficult for any one process to grow larger than a certain limit and it was designed to run programs that had less than 64k of code and less than 64k of data. In other words, it was designed to support what PC programmers called "small model" programs.

**Sol:** There are 2 types of unconditional CALL instructions available in ISA of 8086 namely Intrasegment CALL instructions (NEAR CALL instructions) and inter segment CALL instructions (FAR CALL instructions)
Intra segment CALL instructions:

- The current contents of IP register is pushed into stack and is initialized with specified target address, as specified below:
  - $((SP)-1) \leftarrow (IPH)$
  - $((SP)-2) \leftarrow (IPL)$
  - $(SP) \leftarrow (SP)–2$
  - $(IP) \leftarrow$ target address

- Based on specification of target address, there are 2 types of intra segment CALL instructions namely direct near CALL instruction and indirect near CALL instruction.

- In direct near CALL instruction, target address is directly provided in instruction.
  - Ex: CALL NEAR 3000H
  - CALL NEAR DELAY

- In indirect near CALL instruction, target address is available either in a register or memory.
  - Ex: CALL NEAR BX
  - CALL NEAR wordptr[3000H]
  - CALL NEAR wordptr[BX]
  - CALL NEAR wordptr[SI]

Inter segment CALL instructions:

- The current contents of CS register and IP register are pushed into stack, and are initialized with target address as given below.
  - $((SP)–1) \leftarrow (CSH)$
  - $((SP)–2) \leftarrow (CSL)$
  - $((SP)–3) \leftarrow (IPH)$
  - $((SP)–4) \leftarrow (IPL)$
  - $(SP) \leftarrow (SP)–4$
  - $(CS:IP) \leftarrow$ target address

- Based on specification of target address, there are 2 types of inter segment CALL instructions namely direct far call instruction and indirect far call instruction.

- In direct far call instruction, target address is directly provided in the instruction.
  - Ex: CALL FAR 3000:1200
  - CALL FAR DELAY

- In indirect far call instruction, target address is available in memory.
  - Ex: CALL FAR dwordptr [1200]
  - CALL FAR dwordptr [BX]
  - CALL FAR dwordptr [SI]

04. Sol i)

- The architecture of 8086µp is divided into two functional units namely Bus interfacing unit (BIU), and Execution unit (EU).
- BIU is the fetch unit & EU is the execute unit where the functional operations of both units are asynchronous, independent but overlapping.

Functions of BIU

- Provides Bus connectivity
- Fetches code of instructions from code segment and stores them in 6 byte Queue.
- Generates 20bit physical addresses of segment locations
- Sends data to RAM locations or output devices
- Receives data from RAM locations or input devices

Functions of EU:

- Gets the code from Queue & decodes
- Using decoded version, generates necessary control signals & required for execution
- Performs Arithmetic & logical operations

Functional working of 8086µP

- Upon application of reset pulse, the Queue will be empty BIU runs instruction-fetch machine cycle and fetches code from code segment and puts in Queue
- The EU gets the code decodes it and generates machine level information regarding timing & control signals. Based on the decoded version of code, EU completes execution.
If EU requires external memory/IO access for execution, then it makes a request to EU. Such request will be honoured by BIU only after completion of currently running fetch operation.

ii) Elements of BIU to support its functions:
- Memory interface
- All four segment Registers (CS reg, DS reg, ES reg, SS reg) and Instruction pointer
- 6 Byte Queue whose working principle is FIFO
- Shifter and Adder circuit

Elements of EU to support its functions:
- Decoder unit
- Control unit
- Arithmetic and Logical unit
- Flag register
- 4 general purpose registers (AX, BX, CX, DX)
- 4 offset registers (SP, BP, SI, DI)

<table>
<thead>
<tr>
<th>Cases</th>
<th>BIU</th>
<th>EU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case 1: Queue is Empty</td>
<td>Runs Instruction fetch machine cycle,</td>
<td>Remains idle</td>
</tr>
<tr>
<td></td>
<td>fetches the code from code segment and puts in Queue</td>
<td></td>
</tr>
<tr>
<td>Case 2: Queue is full</td>
<td>Remains idle</td>
<td>Gets the code from Queue for execution</td>
</tr>
<tr>
<td>Case 3: Queue is empty</td>
<td>Runs Instruction fetch machine cycle,</td>
<td>Gets the code from Queue for execution</td>
</tr>
<tr>
<td>with few Bytes filled</td>
<td>fetches code of from code segment and puts in Queue</td>
<td></td>
</tr>
</tbody>
</table>

Instruction pipelining:
In the 8086 there is a 6 byte instruction prefetch queue which is used to prefetch instruction bytes while the processor is working on processing earlier bytes. In this way, it is statistically possible that the next opcode can be fetched and available to the processor when it is done with the prior opcode and it wants the next opcode. This is called pipelining, or caching, and it can speed up processing. Of course, if the processor branches, the prefetched instruction bytes have to be discarded. Modern processors actually have branch prediction algorithms to help this issue.
## Objective Practice Solutions

### 01. Ans: (c)
**Sol:** Out of the 128-byte internal RAM of the 8051, only 16 bytes are bit-addressable. The bit-addressable RAM locations are 20H to 2FH.

### 02. Ans: (a)
**Sol:** The internal RAM size is 128 bytes and internal ROM size is 4KB.

### 03. Ans: (a)
**Sol:** In the 8051, the stack pointer points to the last used location of the stack. As we push data onto the stack, the stack pointer is incremented by one.

### 04. Ans: (c)
**Sol:**
\[
\begin{align*}
(A) = 9CH & = 1001\ 1100 \\
+64H & = 0110\ 0100 \\
0000\ 0000 & \\
AC & = 1 \text{ since there is a carry from bit D3 to bit D4} \\
CY & = 1 \text{ since there is a carry from bit D7} \\
P & = 0 \text{ since there are zero 1s in result i.e., Even Parity.}
\end{align*}
\]

### 05. Ans: (c)
**Sol:** ORG is a Assembler directive that directs the assembler to store the program code from 2000H. This will not be converted into machine code.

### 06. Ans: (c)
**Sol:** RAM memory space allocation in the 8051

### 07. Ans: (d)
**Sol:** The answer is 08H.
### Conventional Practice Solutions

#### 01.
**Sol:**

```
ORG 0
MOV R0, #14H
MOV A, #00H
MOV R2, #01H
```

**Back:**

```
ADD A, R2
INC R2
DJNZ R0, Back
```

**Here:**

```
SJMP Here
```

**END**

COPY: MOV A, @DPTR : The data of which DPTR points will be moved to the Accumulator
MOV @R0, A : The Accumulator data will be moved to the location whose Address is available in R0

INC R0 : Increment R0
INC DPTR : Increment Data Pointer
DJNZ R1, COPY : Decrement R1 and Jump to COPY if R1 is not equal to zero

END : END

#### 02.
**Sol:**

Given: 10 bytes of Data

- External memory location 8050H
- Internal memory location 30H

```
MOV R0, #30H : R0 is loaded with 30H
MOV R1, #0AH : R1 is loaded with 0AH
MOV DPTR, #8050H : The data pointer points to 8050H Address location
MOV A, #00H : Accumulator is loaded with 00H (Clear Accumulator)
```

COPY: MOV A, @DPTR : The data of which DPTR points will be moved to the Accumulator
Objective Practice Solutions

01. Ans: (b)
Sol: A real time embedded system is defined as, a system which gives a required output in a particular time. These types of embedded systems follow the time deadlines for completion of a task. So, Microwave oven is a real time embedded system.

02. Ans: (b)
Sol: A system on chip (SOC) is an integrated circuit commonly applied in the area of embedded system.

03. Ans: (d)
Sol: When selecting a processor in an embedded system one should take instruction set, processor ability and max bits in the operand into consideration.

04. Ans: (a)
Sol: The Inter-integrated circuit (I2C) is a protocol intended to allow multiple slave digital integrated circuits (chips) to communicate with one or more master chips.

Conventional Practice Solutions

01.
Sol:
An embedded system has three main components Embedded in it
1. Embedded system hardware:
   It has hardware similar to general purpose computer. The hardware includes embedded memory peripheral and input-output devices. It embeds main application software. The application software may perform concurrently multiple tasks.

fig.2. Embedded System Hardware
A Processor is main unit of any computing system. The processor is heart of the embedded system. The processor has two essential units:
(1) Program Flow Control Unit (CU)
(2) Execution Unit (EU)

The processor runs the cycles of fetch and execution of a set of instructions.
Processor chip or core in an embedded system can be one of the following.
1. Microcontroller (or) Embedded processor
2. Application specific Instruction set processor (ASIP)
   **Ex:** Microcontrollers, DSP (or) Input- output (or) Domain specific processor
3. Single purpose processor as an additional processor
   **Ex:** Coprocessor like graphic processing, floating point processing, Accelerator, controller, ASSP (Application specific system processor).

Embedded system hardware's basic task is to receive input, process it and provide the output

![fig.3](image)

The basic hardware is built to meet the requirement of the information processing system of the Embedded appliance. The information processing system consists of a processor and the peripherals to maintain and manage input and output interfaces. The processors are microprocessors and microcontrollers. The criteria in selecting the processor are energy efficiency and providing high code density. This reduces the power consumption and memory requirements of the embedded system.

**Microcontroller Based system:**
A microcontroller is essentially a CPU (central processing unit) or processor with integrated memory or peripheral devices. It requires fewer external components. It is preferred for smaller embedded systems.

**Microprocessor Based system:**
A microprocessor has CPU, but use external chips for memory and peripheral interfaces. They require more devices on the board, but they allow more expansion and selection of exact peripherals. It is used for larger embedded systems.

In some cases custom designed chips may be used for a particular application. One example is DSP, where a DSP processor is used for processing audio and image files. It requires quick processing as they are used in application like mobile phones.

Along with the processor, the Hardware consists of number of Building blocks in a PCB or in ASIC or on the SOC.
1. Power source
2. Clock oscillator and clocking unit
3. System Timer
4. Real time Clock (RTC)
5. Reset circuit, power-up Reset and watch dog - Timer Reset
6. Memory
7. I/O ports, I/O Buses and I/O Interfaces
8. Bus
9. Data Converters
10. LED, LCD
11. Key Board, Key pad
12. Interrupt Handler

2. Embedded system software:
The software in Embedded systems is embedded in the ROM, flash memory or media card. The system doesn’t have a secondary hard disk or CD memory as in a computer. It embeds main application software. Application software performs a series of tasks, processes or threads.
The software is coded in variety ways.

Embedded software ROM Image:

Coding software in Machine code:
Machine code is the most basic code that is used for the processor unit. The code is normally Hex code and provides basic instructions for each operation of the processor. This form is rarely used in present embedded systems.

Coding of software in programming language:
Machine code is difficult to understand and debug and it is very laborious. To overcome this high level languages are preferred. Linux (or) RTOS (or). Net Framework is also used in Embedded programming.

3. Real Time Operating system (RTOS):
It embeds Real time operating system (RTOS). The RTOS supervises the application software and controls the access to system resources. It enables finishing the execution of the tasks of a program with in specified time intervals.
It provides a mechanism to let the processor run a process as scheduled and context switch between the various processes. It sets the rules during the execution of the Application software.

02. Sol:

Embedded System Characteristics:
1. Programs are preloaded (or) embedded in the ROMs or flash memory.
2. Real Time and Multirate operations define the ways in which the system works, reacts to events, interrupted and schedules the systems functioning in real time. It achieves these by following a plan to control latencies and to meet the deadlines.
   ‘Latency’ means time interval between the instance of need to respond and start of the actual execution.
3. Dedicate set of functions
4. Complex dedicated purpose algorithms
5. Complex dedicated-purpose programmed Hardware and graphic and other user interfaces (GUIS)
6. Multirate operations with different predetermined time constraints, to finish different operations:
   Ex: Screen touch