


GATE | PSUs

COMPUTER SCIENCE & INFORMATION TECHNOLOGY

DIGITAL LOGIC

Volume - I : Study Material with Classroom Practice Questions



ACE
Engineering Academy
(Leading Institute for ESE/GATE/PSUs)

HYDERABAD | DELHI | BHOPAL | PUNE | BHUBANESWAR | LUCKNOW | PATNA | BENGALURU | CHENNAI | VIJAYAWADA | VIZAG | TIRUPATHI | KUKATPALLY | KOLKATA

Digital Logic

(Classroom Practice Booklet Solutions)

1. Number Systems

01. Ans: (d)

Sol: $(135)_x + (144)_x = (323)_x$

$$(1 \times x^2 + 3 \times x^1 + 5 \times x^0) + (1 \times x^2 + 4 \times x^1 + 4 \times x^0) \\ = 3x^2 + 2x^1 + 3x^0$$

$$x^2 + 3x + 5 + x^2 + 4x + 4 = 3x^2 + 2x + 3$$

$$x^2 - 5x - 6 = 0$$

$$(x-6)(x+1) = 0 \text{ (Base cannot be negative)}$$

Hence $x = 6$.

(OR)

As per the given number x must be greater than 5. Let consider $x = 6$

$$(135)_6 = (59)_{10}$$

$$(144)_6 = (64)_{10}$$

$$(323)_6 = (123)_{10}$$

$$(59)_{10} + (64)_{10} = (123)_{10}$$

So that $x = 6$

02. Ans: (a)

Sol: 8-bit representation of $+(127)_{10}$

$$= (01111111)_{(2)}$$

1's complement representation of

$$-127 = 10000000.$$

2's complement representation of

$$-127 = 10000001.$$

Number of 1's in 2's complement of

$$-127 = m = 2$$

Number of 1's in 1's complement of

$$-127 = n = 1$$

$$\therefore m:n = 2:1$$

03. Ans: (c)

Sol: In 2's complement representation the sign bit can be extended towards left any number of times without changing the value. In given number the sign bit is 'X₃', hence it can be extended left any no. of times.

04. Ans: (c)

05. Ans: 5

Sol: Symbols used in this equation are 0,1,2,3

Hence base or radix can be 4 or higher

$$(312)_x = (20)_x (13.1)_x$$

$$3x^2 + 1x + 2x^0 = (2x + 0)(x + 3x^0 + x^{-1})$$

$$3x^2 + x + 2 = (2x) \left(x + 3 + \frac{1}{x} \right)$$

$$3x^2 + x + 2 = 2x^2 + 6x + 2$$

$$x^2 - 5x = 0$$

$$x(x-5) = 0$$

$$x = 0 \text{ (or) } x = 5$$

x must be $x > 3$, So $x = 5$



06. Ans: 3

Sol: $(123)_5 = (x8)_y$

$$1 \times 5^2 + 2 \times 5^1 + 3 \times 5^0 = x.y^1 + 8 \times y^0$$

$$25 + 10 + 3 = xy + 8$$

$$\therefore xy = 30$$

Possible solutions:

i. $x = 1, y = 30$

ii. $x = 2, y = 15$

iii. $x = 3, y = 10$

3 possible solutions

07. Ans: 1

Sol: The range (or) distinct values

For 2's complement $\Rightarrow -(2^{n-1})$ to $+(2^{n-1}-1)$

For sign magnitude

$$\Rightarrow -(2^{n-1}-1) \text{ to } +(2^{n-1}-1)$$

Let $n = 2 \Rightarrow$ in 2's complement

$$-(2^{2-1}) \text{ to } +(2^{2-1}-1)$$

$$-2 \text{ to } +1 \Rightarrow -2, -1, 0, +1 \Rightarrow X = 4$$

$n = 2$ in sign magnitude $\Rightarrow -1$ to $+1$

$$\Rightarrow Y = 3$$

$$X - Y = 1$$

08. Ans: 3

Sol:

$$\begin{array}{r}
 0110 \quad 0010 \quad 0100 \\
 0100 \quad 1001 \quad 0110 \\
 \hline
 1010 \quad 1011 \quad 1010 \\
 0110 \quad 0110 \quad 0110 \\
 \hline
 0000 \quad 0001 \quad 0000 \\
 \hline
 \begin{array}{ccc}
 \leftarrow 1 & & \\
 + & C=1 & + \\
 & C=1 & \\
 \end{array} \\
 \hline
 0001 \quad 0001 \quad 0010
 \end{array}$$

09. Ans: +7

Sol: $(211)_x = (152)_8$

$$2x^2 + x = 105$$

$$x = +7 \text{ (or) } -7.5$$

Answer is +7

10. Ans: (c)

Sol: Given 2's complement numbers of sign bits are x & y. z is the sign bit obtained by adding above two numbers.

$$\therefore \text{Overflow is indicated by } = \bar{x}\bar{y}z + x y \bar{z}$$

Examples

$$\begin{array}{r}
 1. \ A = +7 \quad 0111 \\
 \quad B = +7 \quad 0111 \\
 \quad \quad \quad \underline{14} \quad 1110 \Rightarrow \bar{x}\bar{y}z
 \end{array}$$

$$\begin{array}{r}
 2. \ A = +7 \quad 0111 \\
 \quad B = +5 \quad 0101 \\
 \quad \quad \quad \underline{12} \quad 1100 \Rightarrow \bar{x}\bar{y}z
 \end{array}$$

$$\begin{array}{r}
 3. \ A = -7 \quad 1001 \\
 \quad B = -7 \quad 1001 \\
 \quad \quad \quad \underline{-14} \quad 10010 \Rightarrow x y \bar{z}
 \end{array}$$

$$\begin{array}{r}
 4. \ A = -7 \quad 0111 \\
 \quad B = -5 \quad 0101 \\
 \quad \quad \quad \underline{-12} \quad 10100 \Rightarrow x y \bar{z}
 \end{array}$$



2. Logic Gates and Boolean Algebra

01. Ans: 5

02. Ans: (b)

Sol: Truth table of XOR

A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	0

Stage 1:

Given one I/P = 1 Always.

1	X	O/P

1	0	1 = \bar{X}
1	1	0 = \bar{X}

For First XOR GATE

O/P = \bar{X}

Stage 2:

\bar{X}	X	O/P

0	1	1
1	0	1

For second XOR GATE O/P=1.

Similarly for third XOR GATE O/P = \bar{X} &

For fourth O/P=1


For Even number of XOR GATES O/P =1

For 20 XOR GATES CACADED O/P = 1.

03.

Sol:

Given



04. Ans: (c)

Sol: $f = f_1 f_2 + f_3$

05. Ans: (d)

Sol: Follow the path from First EX-OR to last EX-OR.

06. Ans: (c)

Sol: For all cases option a, b, d not satisfy.

07. Ans: (c)

Sol: Logic gates $\bar{X} + Y = \overline{\bar{X}Y} = \overline{XY_1}$

Where $Y_1 = \bar{Y}$


It is a NAND gate and thus the gate is 'Universal gate'.



3. K - Maps


01. Ans: (b)

Sol:




02. Ans: (b)

Sol:




03.

Sol:



SOP




SOP: $xy + yw$

POS: $y(x + w)$

04. Ans: (a)

05. Ans: (c)

Sol:



$F(A,B,C) = \bar{C} + BC$

06. Ans: 1


Sol: After minimization = $(\overline{A + B + C + D})$

= ABCD

∴ only one minterm.

07. Ans: 3


Sol: $\bar{w}\bar{z} + \bar{w}x\bar{y} + \bar{x}y\bar{z}$






08. Ans: (b)

Sol:



09. Ans: 2

Sol:



4. Combinational Circuits

01. Ans: (d)

Sol: Let the output of first MUX is "F₁"

$$F_1 = AI_0 + \bar{A}I_1$$

Where A is selection line, I₀, I₁ = MUX

Inputs

$$F_1 = \bar{S}_1 \cdot W + S_1 \cdot \bar{W} = S_1 \oplus W$$

Output of second MUX is

$$F = \bar{A} \cdot I_0 + A \cdot I_1$$

$$F = \bar{S}_2 \cdot F_1 + S_2 \cdot \bar{F}_1$$

$$F = S_2 \oplus F_1$$

But $F_1 = S_1 \oplus W$

$$F = S_2 \oplus S_1 \oplus W$$

i.e., $F = W \oplus S_1 \oplus S_2$

02. Ans: 195

Sol: In a 16 bit parallel binary adder, the carry has to propagate 15 stages plus the maximum of time taken for producing sum and carry worst case Delay, $T = 15 \times 12 + 15$

$$T = 180 + 15$$

$$T = 195 \text{ ns}$$


03. Ans: (d)

Sol: The given circuit is binary parallel adder/subtractor circuit. It performs A+B, A-B and A+1 operations.

K	C ₀	B	Operation
0	0	B	A+B (addition)
0	1	B	A+B+1 (addition with carry)
0	1	0	A+1 (increment)
1	0	B	A+ B(1's complement addition)
1	1	B	A+B+1(2's complement subtraction)
1	0	0	A-1 (decrement)

04 Ans: (c)

Sol: $Z(A, B, C) = \sum m(0,1,2,6) + \bar{C}$





$$\text{Hence } Z = \bar{C} + (\bar{A} \bar{B} + B \bar{C})$$

$$\Rightarrow Z = \bar{A} \bar{B} + \bar{C}$$

05. Ans: 6

Sol: $T = 0 \rightarrow \text{NOR} \rightarrow \text{MUX 1} \rightarrow \text{MUX 2}$
 2ns 1.5ns 1.5ns

$$\text{Delay} = 2\text{ns} + 1.5\text{ns} + 1.5\text{ns} = 5\text{ns}$$

$T = 1 \rightarrow \text{NOT} \rightarrow \text{MUX 1} \rightarrow \text{NOR} \rightarrow \text{MUX 2}$
 1ns 1.5ns 2ns 1.5ns

$$\text{Delay} = 1\text{ns} + 1.5\text{ns} + 2\text{ns} + 1.5\text{ns} = 6\text{ns}$$

Hence, the maximum delay of the circuit is 6 ns

06. Ans: -1

Sol: When all bits in 'B' register is '1', then only it gives highest delay.

\therefore '-1' in 8 bit notation of 2's complement is 1111 1111

07. Ans: (c)

Sol: 4×1 MUX having only 2-select lines so implement all 2-variable functions and some of 3- variable functions also possible.

08. Ans: (b)

Sol: Subtraction of Two numbers


5. Sequential Circuits

01. Ans: (c)

Sol: Given Clk, X_1, X_2

Output of First D-FF is Q_1

Output of Second D-FF is Q_2



02. Ans: (d)

Sol:

Q_2	Q_1	Q_{2N}	Q_{1N}	T_1
0	1	1	0	0
0	1	0	0	1
1	0	1	1	1
1	1	0	1	0

$$T_1 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1 = Q_1 \oplus Q_2$$

03. Ans: (b)

04. Ans: (d)



05. Ans: 4

Sol: In the given first loop of states, zero has repeated 3 times. So, minimum 4 number of Flip-flops are needed.

06. Ans: 3

Sol:

$0 \rightarrow 00$

$0 \rightarrow 00$

$1 \rightarrow 01$

$1 \rightarrow 01$

$2 \rightarrow 10$

$2 \rightarrow 10$

$3 \rightarrow 11$

$3 \rightarrow 11$

To avoid Repetition it requires one extra bit.

07. Ans: (b)

Sol:

CLK	Serial in = $B \oplus C \oplus D$	A	B	C	D
0		1	0	1	0
1	1 →	1	1	0	1
2	0 →	0	1	1	0
3	0 →	0	0	1	1
4	0 →	0	0	0	1
5	1 →	1	0	0	0
6	0 →	0	1	0	0
7	1 →	1	0	1	0

08. Ans: (b)

Sol:

J	K	Q_n	\bar{Q}_n	$T = (J + Q_n)(K + \bar{Q}_n)$	Q_{n+1}
0	0	0	1	$0.1 = 0$	0 } 1 } Q_n
0	0	1	0	$1.0 = 0$	
0	1	0	1	$0.1 = 0$	0 } 0 } 0
0	1	1	0	$1.1 = 1$	
1	0	0	1	$1.1 = 1$	1 } 1 } 1
1	0	1	0	$1.0 = 0$	
1	1	0	1	$1.1 = 1$	1 } 0 } \bar{Q}_n
1	1	1	0	$1.1 = 1$	

09. Ans: (a)

Sol: $Q_3 Q_2 Q_1 Q_0 = (1 \ 1 \ 0 \ 0)$

Output NAND GATE is 0

It is a mod 12 counter

\therefore Frequency of O/P = $\frac{10 \text{ KHz}}{12}$

= 0.833 KHz

10. Ans: (c)

Sol: D-FF characteristic equation is

$Q(t+1) = D \rightarrow (1)$

But given $D = X \oplus Q(t)$

Hence (1) $\rightarrow Q(t+1) = x \oplus Q(t) \rightarrow (2)$

Eq (2) resembles characteristic equation of T-FF



11. Ans: 7

Sol: The counter is cleared when

$$Q_D Q_C Q_B Q_A = 0110$$

Clk	Q _D	Q _C	Q _B	Q _A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	0	0	0

As the clear input is given to be synchronous so it waits upto the next clock pulse to clear the counter & hence the counter get's cleared during the 7th clock pulse.

$$\therefore \text{mod of counter} = 7$$

12. Ans: (c)


Sol: State table for the given state diagram

State	Input	Output	Next state
S ₀	0	1	S ₀
S ₀	1	0	S ₁
S ₁	0	1	S ₀
S ₁	1	0	S ₁

Output is 1's complement of a binary input.

13. Ans: (c)

Sol: Assume n = 2



Outputs of counter is connected to inputs of decoder

Counter outputs		Decoder inputs		Decoder outputs			
Q ₁	Q ₀	a	b	d ₃	d ₂	d ₁	d ₀
0	0	0	0	0	0	0	1
0	1	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0

The overall circuit acts as 4-bit ring counter
n = 2

$$\therefore k = 2^2 = 4 \text{ k-bit ring counter}$$



Additional Questions

Number Systems

01. Ans: (d)


02. Ans: (d)

Sol: $(8 \times 7 + 3)_{10} = (11 \times 5 + 4)_{10}$

Logic Gates & Boolean Algebra

03. Ans: (b)

Sol: $F = (\bar{X} + \bar{Y})(Z+W) = \bar{X}YZ + \bar{X}Y\bar{W}$



\therefore Number of NAND gates required are 4

04. Ans: (a)

Sol: Given: $A + A\bar{B} + A\bar{B}C$

$$= A [1 + \bar{B} + \bar{B}C] = A$$

Not even single NAND GATE is required to implement A.

05. Ans: (d)

Sol: P. $\frac{A+B}{\bar{A} + \bar{B}}$

4. $\frac{A \cdot B}{\overline{A \cdot B}} = \overline{A + B}$

Q. $\frac{A \cdot B}{\overline{A \cdot B}}$

2. $\frac{A+B}{\overline{A+B}} = \overline{A \cdot B}$

R. $\frac{A \cdot B}{\overline{A \cdot B}}$

3. $\frac{A+B}{\overline{A+B}}$

S. $\frac{A+B}{\overline{A+B}}$

1. $\frac{A \cdot B}{\overline{A \cdot B}}$

06. Ans: (a)

Sol: Coincidence logic is XNOR logic.


Among all the options, option (a) represents

$$F = xy + \bar{x}\bar{y} = \text{coincidence logic.}$$

K-Maps


07. Ans: (a)

Sol: Quad: $\bar{a}\bar{d}$, Quad: $\bar{b}\bar{d}$



08. Ans: (c)

Sol:





09. Ans: (c)

$$\begin{aligned} \text{Sol: } f &= \overline{A}B\overline{C} + \overline{A}B C + A\overline{B}C + A\overline{B}\overline{C} \\ &= (\overline{A}B + A\overline{B})\overline{C} + (\overline{A}B + A\overline{B})C \\ &= (A \oplus B)\overline{C} + (A \oplus B)C = A \oplus B \oplus C \end{aligned}$$

Combinational Circuits

10. Ans: (a)

Sol:

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

i.e., $F(A,B,C) = \sum m(1,2,4,6)$

	I ₀	I ₁	I ₂	I ₃
\overline{A}	0	①	②	3
A	④	5	⑥	7

11. Ans: (a)

Sol: Output: $f(x,y,z)$

$z = 0$ the only MUX get ends



Characteristic Exp:

$$\begin{aligned} E_N &\left(\overline{A}_1 \overline{A}_0 \cdot I_0 + \overline{A}_1 A_0 \cdot I_2 + A_1 \overline{A}_0 \cdot I_2 + A_1 A_0 I_3 \right) \\ &= z^1 ((y^1))^1 \cdot z^1 \cdot x + ((y^1))^1 \cdot z \cdot x + y^1 \\ &\quad z^1 \cdot y + y^1 z \cdot y^1 \end{aligned}$$

$$\begin{aligned} &= z^1 \cdot x \cdot y + z^1 \cdot z \cdot y \cdot x + z^1 \cdot x^1 \cdot y + \\ &\quad z^1 \cdot z^1 \cdot y^1 \\ &= x y z^1 \end{aligned}$$

12. Ans: (a)

$$\begin{aligned} \text{Sol: } F &= \overline{S} I_0 + S I_1 \\ &= \overline{A} \cdot A + A B = AB \\ &= \text{AND gate} \end{aligned}$$



$$\begin{aligned} F &= A\overline{B} + \overline{A}B \\ &= A \oplus B = \text{EX-OR Gate} \end{aligned}$$

To realize 2 Input AND gate and 2 Input EX-OR gate the no. of 2×1 MUX required are 1 and 2 respectively.



13. Ans: (a)

Sol: As per the definition of MUX output equation is

$$F = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$I_0 = 0; \quad I_1 = 1;$$

$$I_2 = R; \quad I_3 = \bar{R}; \quad S_0 = Q; \quad S_1 = P$$

$$\begin{aligned} \therefore F &= \bar{P} \bar{Q} \cdot 0 + \bar{P} Q \cdot 1 + P \bar{Q} \cdot R + P Q \bar{R} \\ &= \bar{P} Q + P \bar{Q} R + P Q \bar{R} \\ &= \bar{P} Q R + \bar{P} Q \bar{R} + P \bar{Q} R + P Q \bar{R} \\ &= \Sigma m(2,3,5,6) = \bar{P} Q + \bar{Q} R + P \bar{Q} R \end{aligned}$$

Sequential Circuits

14. Ans: (c)

Sol: From the given figure:

$$J_0 = \bar{Q}_1; \quad J_1 = Q_0; \quad K_0 = K_1 = 1.$$

CLK	Q ₁ Q ₀	J ₀ = \bar{Q}_1 , K ₀ =1	J ₁ =Q ₀ , K ₁ =1
1	0 0	1 1	0 1
2	0 1	1 1	1 1
3	1 0	0 1	0 1
	0 0		


Counter is coming to initial state after 3 clock pulses. Hence K = 3

15. Ans: (c)

Sol: The clear I/P should be Active Low i.e., 2 input gate o/p should be Low. \bar{C} & \bar{B} are the inputs of the 2 input OR gate
(OR gate output $\bar{C} + \bar{B} = \overline{CB}$)

16. Ans: (d)

Sol:



Initial output = 0
let a, b inputs

a	b	Q
1	1	0
0	X	1
1	0	1

Initial output Q = 1

a	b	Q
1	1	0
0	X	1
1	0	1

a	b	Q
0	0	1
0	1	1
1	0	1
1	1	0

It is a NAND gate